Page 1 of 190 1231151101 ... LastLast
Threads 1 to 30 of 5681

Forum: FPGA, Hardcopy, and CPLD Discussion

A place to discuss topics related to Altera's FPGA, CPLD, Hardcopy, and transceiver products (e.g. MAX, Stratix , Cyclone , GX, Hardcopy)

    • Replies: 0
    • Views: 3
    Today, 07:19 AM Go to last post
  1. Multiple Configuration File for Cyclone IV E

    Started by shauk, May 30th, 2017 04:51 AM
    cyclone iv e
    • Replies: 6
    • Views: 683
    Today, 01:06 AM Go to last post
  2. Two kinds of EP4SE530H35I3N

    Started by eRen, Yesterday 08:15 AM
    • Replies: 1
    • Views: 61
    Yesterday, 08:39 AM Go to last post
  3. Max10 10m25 dual supply; jtag volatge

    Started by nicx82, July 19th, 2017 08:21 AM
    • Replies: 1
    • Views: 109
    Yesterday, 01:55 AM Go to last post
  4. PLL is not working in Cylcone V GX (Using Integer PLL)

    Started by kharthik, July 19th, 2017 04:19 AM
    • Replies: 4
    • Views: 147
    Yesterday, 01:38 AM Go to last post
    • Replies: 3
    • Views: 445
    Yesterday, 12:00 AM Go to last post
  5. MAX V CFM write/erase fatigue failure mode

    Started by sonictj, July 19th, 2017 11:49 PM
    • Replies: 0
    • Views: 54
    July 19th, 2017, 11:49 PM Go to last post
  6. how to set values in the same register in the PL side

    Started by Sfato, July 19th, 2017 03:56 AM
    • Replies: 0
    • Views: 89
    July 19th, 2017, 03:56 AM Go to last post
  7. banks sharing VCCPD pins

    Started by rod@ariradesign.com, July 18th, 2017 03:14 PM
    • Replies: 1
    • Views: 134
    July 19th, 2017, 03:05 AM Go to last post
  8. Post UFM verification method (VCS)

    Started by Tadanori_ikeda, July 13th, 2017 09:19 PM
    usm synopsys vcs
    • Replies: 1
    • Views: 236
    July 18th, 2017, 05:01 PM Go to last post
  9. How to disable I/O Bank Source Voltage

    Started by serway, July 18th, 2017 06:57 AM
    • Replies: 2
    • Views: 166
    July 18th, 2017, 11:48 AM Go to last post
  10. SignalTap fails timing often

    Started by rozsatib, July 18th, 2017 06:24 AM
    • Replies: 6
    • Views: 247
    July 18th, 2017, 11:25 AM Go to last post
  11. Design altera FPGA board

    Started by creatives, July 16th, 2017 06:48 AM
    board design, fpga
    • Replies: 4
    • Views: 264
    July 18th, 2017, 06:38 AM Go to last post
  12. MAX10: Altera GPIO Lite

    Started by vlrean, July 18th, 2017 02:57 AM
    • Replies: 0
    • Views: 124
    July 18th, 2017, 02:57 AM Go to last post
    • Replies: 0
    • Views: 147
    July 17th, 2017, 05:54 AM Go to last post
  13. .jic file checksum

    Started by denoise, July 17th, 2017 05:06 AM
    checksum, crc, jic
    • Replies: 0
    • Views: 115
    July 17th, 2017, 05:06 AM Go to last post
  14. MAX10 Remote system Upgrade

    Started by sruthi.1914, July 17th, 2017 03:31 AM
    cpld, max 10 - rsu, max 10- reconfiguration
    • Replies: 0
    • Views: 107
    July 17th, 2017, 03:31 AM Go to last post
  15. MAX10 Dual Configuraion IP

    Started by sruthi.1914, July 17th, 2017 03:13 AM
    cpld, max10 - rsu, remote system upgrade
    • Replies: 0
    • Views: 94
    July 17th, 2017, 03:13 AM Go to last post
  16. There are no Nios II CPUs

    Started by bassem, May 23rd, 2012 08:10 AM
    • Replies: 3
    • Views: 34,528
    July 16th, 2017, 10:39 PM Go to last post
  17. STRATIX10 Configuration time

    Started by GVAISMAN, July 3rd, 2017 11:05 PM
    • Replies: 1
    • Views: 262
    July 16th, 2017, 10:37 PM Go to last post
  18. Cyclone III + EPCS4 + UART remote upgrade

    Started by zhangyi17, July 21st, 2016 06:24 AM
    • Replies: 7
    • Views: 1,270
    July 16th, 2017, 10:31 PM Go to last post
  19. Arria V SoC Development Board

    Started by Selmesal, July 14th, 2017 02:22 PM
    • Replies: 1
    • Views: 230
    July 16th, 2017, 10:22 PM Go to last post
    • Replies: 0
    • Views: 142
    July 16th, 2017, 03:09 AM Go to last post
  20. MAX10 RSU unconstrained clocks

    Started by dbollish, July 12th, 2017 02:04 PM
    • Replies: 4
    • Views: 361
    July 13th, 2017, 01:01 PM Go to last post
  21. Test stratix iv

    Started by nick8989, July 12th, 2017 07:54 AM
    • Replies: 0
    • Views: 175
    July 12th, 2017, 07:54 AM Go to last post
  22. MAX10 Remote System Upgrade- Program Error

    Started by sruthi.1914, July 12th, 2017 01:05 AM
    max10-field upgrade, max10-rsu, onchip flash ip core
    • Replies: 0
    • Views: 210
    July 12th, 2017, 01:05 AM Go to last post
  23. Arria 10 DDR multi-port front end not suported?

    Started by Q..Li, July 11th, 2017 12:00 AM
    • Replies: 2
    • Views: 285
    July 11th, 2017, 10:41 AM Go to last post
  24. Lightbulb TSD incorrect values returned

    Started by mattia.passucci, July 11th, 2017 02:29 AM
    • Replies: 0
    • Views: 219
    July 11th, 2017, 02:29 AM Go to last post
  25. Using FPP mode in Quartus II for Cyclone IV devices

    Started by cwestcott, July 6th, 2017 12:19 PM
    .pof, cyclone iv, fpp, quartus ii
    • Replies: 5
    • Views: 527
    July 10th, 2017, 10:40 AM Go to last post
    • Replies: 0
    • Views: 262
    July 8th, 2017, 03:20 AM Go to last post

Thread Display Options

Use this control to limit the display of threads to those newer than the specified time frame.

Allows you to choose the data by which the thread list will be sorted.

Order threads in...

Note: when sorting by date, 'descending order' will show the newest results first.

Icon Legend

Contains unread posts
Contains unread posts
Contains no unread posts
Contains no unread posts
More than 15 replies or 150 views
Hot thread with unread posts
More than 15 replies or 150 views
Hot thread with no unread posts
Closed Thread
Thread is closed
Thread Contains a Message Written By You
You have posted in this thread

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •