Page 1 of 278 1231151101 ... LastLast
Threads 1 to 30 of 8334

Forum: Quartus II and EDA Tools Discussion

A place to discuss topics related to Altera's development tool as well as 3rd Party EDA tools for synthesis and simulation

    • Replies: 2
    • Views: 44
    Today, 12:20 PM Go to last post
    • Replies: 4
    • Views: 61
    Today, 11:25 AM Go to last post
  1. Simulation fails if Modelsim time resolution is not 1ps

    Started by corestar, February 19th, 2017 06:37 PM
    • Replies: 3
    • Views: 87
    Yesterday, 04:55 PM Go to last post
    • Replies: 1
    • Views: 94
    Yesterday, 12:15 PM Go to last post
  2. Exclamation [Qsys] LPDDR2 Controller (UniPHY): HDL generation fails.

    Started by pctosi, February 13th, 2017 10:44 AM
    error, lpddr2, qsys, uniphy
    • Replies: 5
    • Views: 151
    Yesterday, 02:42 AM Go to last post
  3. Quartus Prime Error: pin name is an illegal or unsupported format

    Started by john7, February 19th, 2017 08:04 AM
    • Replies: 0
    • Views: 79
    February 19th, 2017, 08:04 AM Go to last post
  4. secure mode in lite edition

    Started by idoyamar, February 19th, 2017 02:38 AM
    • Replies: 0
    • Views: 52
    February 19th, 2017, 02:38 AM Go to last post
  5. Question Issue with DE2-115 and Terasic Multi-Touch LCD

    Started by trustyhardware, June 16th, 2015 06:02 PM
    license
    • Replies: 2
    • Views: 882
    February 19th, 2017, 01:56 AM Go to last post
  6. SDC set_input_delay and set_output_delay constraints

    Started by dgal0215, August 2nd, 2013 01:34 PM
    2 Pages
    1 2
    • Replies: 12
    • Views: 31,167
    February 18th, 2017, 04:10 AM Go to last post
  7. Quartus Prime 16.1 - Timing simulation error .sdf file

    Started by RobertLyle, January 19th, 2017 01:04 AM
    • Replies: 1
    • Views: 166
    February 17th, 2017, 08:35 PM Go to last post
  8. SignalTap II issue

    Started by Pavel_47, February 13th, 2017 07:27 AM
    • Replies: 9
    • Views: 194
    February 17th, 2017, 03:48 PM Go to last post
  9. USB Blaster driver and Windows 10 issue (BSoDs)

    Started by akurczyk, February 17th, 2017 01:49 PM
    • Replies: 0
    • Views: 46
    February 17th, 2017, 01:49 PM Go to last post
    • Replies: 1
    • Views: 74
    February 16th, 2017, 04:53 PM Go to last post
  10. Same VHDL block RAM inferring file, different results

    Started by ozne, February 12th, 2017 07:42 PM
    block ram, quartus, ram inference, vhdl
    • Replies: 6
    • Views: 176
    February 16th, 2017, 04:50 PM Go to last post
    • Replies: 6
    • Views: 148
    February 16th, 2017, 04:52 AM Go to last post
  11. How to constrain HPS I2C Bus?

    Started by kmorfitt, February 16th, 2017 03:06 AM
    • Replies: 0
    • Views: 64
    February 16th, 2017, 03:06 AM Go to last post
  12. Unable to connect to Quartus II Programmer JTAG Server

    Started by lukas, April 20th, 2011 05:10 AM
    • Replies: 3
    • Views: 35,625
    February 16th, 2017, 12:46 AM Go to last post
    • Replies: 9
    • Views: 191
    February 16th, 2017, 12:09 AM Go to last post
  13. TCL packages outside of Quartus executables

    Started by msnook, August 15th, 2009 05:34 AM
    • Replies: 3
    • Views: 43,092
    February 15th, 2017, 06:33 PM Go to last post
  14. Internal error sub-system SGN, version 13.1.4

    Started by incrediball, February 13th, 2017 07:36 PM
    • Replies: 0
    • Views: 54
    February 13th, 2017, 07:36 PM Go to last post
  15. Question S-parameter model of the power delivery network in Quartus functional simulation

    Started by cosmin, February 10th, 2017 10:38 PM
    2 Pages
    1 2
    pdn, power delivery network, quartus, s-parameter
    • Replies: 12
    • Views: 236
    February 13th, 2017, 06:32 PM Go to last post
    • Replies: 0
    • Views: 66
    February 13th, 2017, 05:52 PM Go to last post
  16. Unable to launch Quartus II 16.1

    Started by ramrp, February 12th, 2017 10:48 PM
    • Replies: 1
    • Views: 87
    February 13th, 2017, 03:32 PM Go to last post
  17. Using Quartus with 4k diaplays

    Started by Pavel_47, September 16th, 2016 12:07 PM
    2 Pages
    1 2
    • Replies: 14
    • Views: 1,117
    February 13th, 2017, 12:25 PM Go to last post
  18. FFT Megafunction :Fatal Error in VHDL

    Started by jsemeeshat, February 12th, 2017 09:05 PM
    • Replies: 0
    • Views: 69
    February 12th, 2017, 09:05 PM Go to last post
  19. A sof file is not generated in Quartus II

    Started by john7, February 12th, 2017 12:54 AM
    • Replies: 1
    • Views: 73
    February 12th, 2017, 02:08 PM Go to last post
  20. Exclamation Quartus Prime 16.1: Cannot Edit PCIe BAR widths!!

    Started by ajmills, February 11th, 2017 05:47 AM
    • Replies: 0
    • Views: 57
    February 11th, 2017, 05:47 AM Go to last post
    • Replies: 9
    • Views: 32,834
    February 11th, 2017, 03:10 AM Go to last post
  21. Cannot find my chip in Quartus II

    Started by Nitofex, February 10th, 2017 07:13 AM
    • Replies: 2
    • Views: 90
    February 10th, 2017, 10:53 AM Go to last post
  22. java crash when opening Qsys on windows 10

    Started by resk8, February 7th, 2017 01:42 PM
    2 Pages
    1 2
    • Replies: 17
    • Views: 502
    February 10th, 2017, 10:25 AM Go to last post

Thread Display Options

Use this control to limit the display of threads to those newer than the specified time frame.

Allows you to choose the data by which the thread list will be sorted.

Order threads in...

Note: when sorting by date, 'descending order' will show the newest results first.

Icon Legend

Contains unread posts
Contains unread posts
Contains no unread posts
Contains no unread posts
More than 15 replies or 150 views
Hot thread with unread posts
More than 15 replies or 150 views
Hot thread with no unread posts
Closed Thread
Thread is closed
Thread Contains a Message Written By You
You have posted in this thread

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •