Page 7 of 7 FirstFirst ... 567
Threads 181 to 199 of 199

Forum: SoC Discussion

A place to discuss topics related to Altera's SoC products and software for them

Sub-Forums Threads / Posts  Last Post

  1. Discussion of all the SoC devices including FPGA and HPS interaction

    Forum Actions:

    Forum Statistics:

    • Threads: 483
    • Posts: 1,842
  2. A discussion on the Linux operating system for SoC devices

    Forum Actions:

    Forum Statistics:

    • Threads: 183
    • Posts: 499
  3. Links and forums for non-Linux operating systems that support Altera's SoC devices.

    Forum Actions:

    Forum Statistics:

    • Threads: 13
    • Posts: 38

    Last Post:

  4. A place to discuss the hardware libraries of the SoC devices. The hardware libraries consist of the SoC abstraction layer and hardware manager.

    Forum Actions:

    Forum Statistics:

    • Threads: 64
    • Posts: 204

    Last Post:

  5. A place to discuss booting SoC devices and the bootloader that makes this happen

    Forum Actions:

    Forum Statistics:

    • Threads: 64
    • Posts: 261
  1. Sticky Thread Sticky: Altera is Hiring! Become an Altera SoC Applications Specialist

    Started by BadOmen, March 3rd, 2016 02:01 PM
    • Replies: 0
    • Views: 966
    March 3rd, 2016, 02:01 PM Go to last post
  2. Sticky Thread Sticky: Readme!

    Started by BadOmen, January 27th, 2015 11:29 AM
    • Replies: 0
    • Views: 9,088
    January 27th, 2015, 11:29 AM Go to last post
  1. Post Baremetal programming with Arrow Cyclone V SoCKit

    Started by Nikolaos, January 13th, 2015 04:16 PM
    • Replies: 1
    • Views: 6,399
    February 4th, 2015, 06:40 AM Go to last post
  2. Exclamation Boot HPS part from FPGA

    Started by serjjo, December 24th, 2014 04:11 AM
    arm, ds-5, preloader
    • Replies: 1
    • Views: 6,310
    February 4th, 2015, 06:17 AM Go to last post
  3. Post Preloader execution issues / Arrow SoCkit board

    Started by serjjo, December 19th, 2014 03:22 AM
    • Replies: 1
    • Views: 7,476
    February 4th, 2015, 06:11 AM Go to last post
  4. sources for JtagClock or how to set default jtag clock

    Started by gxk, December 16th, 2014 10:07 PM
    jtagclock
    • Replies: 1
    • Views: 7,960
    January 27th, 2015, 01:03 PM Go to last post
  5. Post Boot HPS from FPGA doesn't work

    Started by serjjo, December 24th, 2014 06:00 AM
    • Replies: 3
    • Views: 7,940
    January 14th, 2015, 03:42 AM Go to last post
    • Replies: 7
    • Views: 9,333
    January 4th, 2015, 09:39 AM Go to last post
  6. Why none getchar(), getc, fgetc() work ?

    Started by buddha1987, December 4th, 2014 11:19 AM
    • Replies: 1
    • Views: 8,156
    December 5th, 2014, 06:01 AM Go to last post
  7. FPGA-HPS Bridge correct bringup and JTAG lockups

    Started by Berni, December 4th, 2014 07:51 AM
    • Replies: 0
    • Views: 8,242
    December 4th, 2014, 07:51 AM Go to last post
    • Replies: 5
    • Views: 10,927
    December 4th, 2014, 07:38 AM Go to last post
  8. OpenCore Plus Time-limited File and Linux Worklflow

    Started by Kane, December 2nd, 2014 02:44 AM
    • Replies: 0
    • Views: 8,428
    December 2nd, 2014, 02:44 AM Go to last post
    • Replies: 3
    • Views: 9,435
    November 30th, 2014, 04:55 PM Go to last post
  9. The software build error about onchip_ram overflowed

    Started by buddha1987, November 19th, 2014 09:23 AM
    • Replies: 1
    • Views: 8,727
    November 23rd, 2014, 11:46 AM Go to last post
  10. Angry Terasic ETHERNET-HSMC Card and Arrow SoCkit

    Started by e.zaccaro, November 21st, 2014 07:13 AM
    arrow, daughter, ethernet-hsmc card, hsmc, sockit
    • Replies: 1
    • Views: 10,543
    November 21st, 2014, 08:38 AM Go to last post
  11. Why qsys reports address overlap error?

    Started by buddha1987, November 19th, 2014 12:20 PM
    • Replies: 6
    • Views: 10,427
    November 21st, 2014, 08:34 AM Go to last post
  12. SoCKit pin assignment

    Started by IgorElfak, November 18th, 2014 05:18 AM
    • Replies: 2
    • Views: 9,508
    November 19th, 2014, 05:03 AM Go to last post
    • Replies: 4
    • Views: 11,827
    October 20th, 2014, 01:33 AM Go to last post
  13. TRACE Debug on Cyclone V HPS - has anyone used DSTREAM

    Started by dziedzic, October 7th, 2014 06:53 AM
    5cse, cyclonev, dstream, soc, trace
    • Replies: 4
    • Views: 12,568
    October 17th, 2014, 08:01 AM Go to last post
  14. Timing delay of reading from second RAM in FPGA.

    Started by fannyfang, September 30th, 2014 08:45 AM
    • Replies: 2
    • Views: 12,404
    October 6th, 2014, 12:57 PM Go to last post
  15. Cyclone V FPGA to HPS at high frequencies

    Started by ckoch86, September 12th, 2014 07:26 AM
    • Replies: 1
    • Views: 14,007
    September 15th, 2014, 09:16 AM Go to last post

Thread Display Options

Use this control to limit the display of threads to those newer than the specified time frame.

Allows you to choose the data by which the thread list will be sorted.

Order threads in...

Note: when sorting by date, 'descending order' will show the newest results first.

Icon Legend

Contains unread posts
Contains unread posts
Contains no unread posts
Contains no unread posts
More than 15 replies or 150 views
Hot thread with unread posts
More than 15 replies or 150 views
Hot thread with no unread posts
Closed Thread
Thread is closed
Thread Contains a Message Written By You
You have posted in this thread

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •