Page 1 of 9 123 ... LastLast
Threads 1 to 30 of 248

Forum: SoC Discussion

A place to discuss topics related to Altera's SoC products and software for them

Sub-Forums Threads / Posts  Last Post

  1. Discussion of all the SoC devices including FPGA and HPS interaction

    Forum Actions:

    Forum Statistics:

    • Threads: 500
    • Posts: 1,895
  2. A discussion on the Linux operating system for SoC devices

    Forum Actions:

    Forum Statistics:

    • Threads: 197
    • Posts: 531
  3. Links and forums for non-Linux operating systems that support Altera's SoC devices.

    Forum Actions:

    Forum Statistics:

    • Threads: 15
    • Posts: 42
  4. A place to discuss the hardware libraries of the SoC devices. The hardware libraries consist of the SoC abstraction layer and hardware manager.

    Forum Actions:

    Forum Statistics:

    • Threads: 67
    • Posts: 237
  5. A place to discuss booting SoC devices and the bootloader that makes this happen

    Forum Actions:

    Forum Statistics:

    • Threads: 76
    • Posts: 301
  1. Sticky Thread Sticky: Readme!

    Started by BadOmen, January 27th, 2015 11:29 AM
    • Replies: 0
    • Views: 9,981
    January 27th, 2015, 11:29 AM Go to last post
  1. Qsys Custom component Error

    Started by Marco Lobba, August 8th, 2017 07:29 AM
    • Replies: 2
    • Views: 233
    August 8th, 2017, 10:29 PM Go to last post
  2. Questions about SOC FPGA Preloader and device tree

    Started by OmranAbazid, May 23rd, 2017 02:40 PM
    • Replies: 9
    • Views: 1,145
    August 1st, 2017, 12:28 AM Go to last post
  3. Qsys Custom Peripheral Memory Mapping

    Started by FlipFlop, July 26th, 2017 08:53 PM
    custom peripheral, interrupt, nios, qsys
    • Replies: 2
    • Views: 315
    July 28th, 2017, 12:59 PM Go to last post
  4. Soc simulation in VHDL

    Started by romainht, July 27th, 2017 11:10 PM
    modelsim, vhdl
    • Replies: 2
    • Views: 302
    July 28th, 2017, 01:38 AM Go to last post
  5. Datails about DK-START-5AGXB3N

    Started by Pierre9258, July 26th, 2017 11:25 PM
    • Replies: 3
    • Views: 307
    July 28th, 2017, 01:13 AM Go to last post
  6. About USB memory

    Started by hwada, July 26th, 2017 05:49 PM
    • Replies: 0
    • Views: 221
    July 26th, 2017, 05:49 PM Go to last post
  7. Programming Cyclone V SoC FPGA from or preloader

    Started by Sam16, July 26th, 2017 05:33 AM
    arm, cyclone v, hps, soc
    • Replies: 1
    • Views: 228
    July 26th, 2017, 08:54 AM Go to last post
  8. Cyclone V SOC 256 bit F2S

    Started by shaiko, April 26th, 2017 01:13 PM
    • Replies: 7
    • Views: 1,524
    July 26th, 2017, 08:29 AM Go to last post
  9. Number of FPGA cores used in design

    Started by umutulutas, July 23rd, 2017 10:45 PM
    • Replies: 1
    • Views: 284
    July 24th, 2017, 11:58 AM Go to last post
    • Replies: 9
    • Views: 1,523
    July 20th, 2017, 08:29 AM Go to last post
  10. Getting access to HPS GPIO lines

    Started by rod@ariradesign.com, July 17th, 2017 04:02 PM
    • Replies: 3
    • Views: 356
    July 18th, 2017, 03:32 PM Go to last post
  11. RTL2832U Linux driver compilation on ARM

    Started by kaminari0x01, July 13th, 2017 03:29 PM
    • Replies: 0
    • Views: 233
    July 13th, 2017, 03:29 PM Go to last post
  12. Routing HPS gpio to an LED in FPGA region

    Started by bgh, July 11th, 2017 10:55 PM
    • Replies: 5
    • Views: 447
    July 12th, 2017, 03:59 AM Go to last post
    • Replies: 0
    • Views: 238
    July 11th, 2017, 12:22 PM Go to last post
  13. How to make sure SDRAM write transaction is finished?

    Started by sonycman, July 6th, 2017 01:18 AM
    acknowledge, memory, sdram, write
    • Replies: 0
    • Views: 284
    July 6th, 2017, 01:18 AM Go to last post
  14. DE1-SoC MSEL [00000] or [01110] Unable to program FPGA from HPS

    Started by horia, January 22nd, 2016 11:52 PM
    cyclonev, de1-soc, msel, sockit
    • Replies: 3
    • Views: 2,132
    July 4th, 2017, 01:06 PM Go to last post
  15. terasic / Atlas-SoC Kit and Altera OpenCL compatibility

    Started by ivanfig1, June 24th, 2016 12:54 PM
    atlas-soc, opencl
    • Replies: 6
    • Views: 1,559
    July 3rd, 2017, 03:23 AM Go to last post
  16. Using the VGA-Adapter with Terasic DE1-SoC

    Started by TADRIAN, June 27th, 2017 12:00 AM
    cga
    • Replies: 0
    • Views: 341
    June 27th, 2017, 12:00 AM Go to last post
    • Replies: 1
    • Views: 441
    June 24th, 2017, 06:29 PM Go to last post
  17. quartus ii 17.0 download firmware failed

    Started by merciyy, June 22nd, 2017 04:20 PM
    • Replies: 2
    • Views: 549
    June 23rd, 2017, 10:13 AM Go to last post
    • Replies: 1
    • Views: 367
    June 23rd, 2017, 07:46 AM Go to last post
  18. Trouble with setting up Ethernet

    Started by tyrannicrex, June 23rd, 2017 01:28 AM
    • Replies: 0
    • Views: 314
    June 23rd, 2017, 01:28 AM Go to last post
  19. Nios II/f and DDR4 memory with Arria 10 dev board

    Started by arlinpierce, June 20th, 2017 08:21 AM
    arria10, ddr4, niosii
    • Replies: 2
    • Views: 502
    June 22nd, 2017, 10:11 AM Go to last post
  20. Cyclone V sdcard pull-up

    Started by CV_HAAN, June 20th, 2017 10:14 PM
    • Replies: 2
    • Views: 493
    June 21st, 2017, 12:32 AM Go to last post
  21. HPS Peripheral pins assignment.

    Started by kgandhi0408, June 13th, 2017 05:15 AM
    • Replies: 3
    • Views: 689
    June 20th, 2017, 12:24 AM Go to last post
    • Replies: 3
    • Views: 4,839
    June 15th, 2017, 10:49 PM Go to last post
  22. SoC FPGA Ethernet Performance

    Started by helekjo, June 7th, 2017 03:09 AM
    soc fpga ethernet
    • Replies: 5
    • Views: 968
    June 13th, 2017, 05:45 AM Go to last post
  23. Question DE0-Nano-SoC, Strange error reading SD/MMC

    Started by Franck-FR, June 10th, 2017 03:39 PM
    de0-nano-soc, sd/mmc, soc-fpga, u-boot
    • Replies: 0
    • Views: 590
    June 10th, 2017, 03:39 PM Go to last post
  24. Smile How to include math library?

    Started by tyrannicrex, June 9th, 2017 02:10 AM
    • Replies: 0
    • Views: 461
    June 9th, 2017, 02:10 AM Go to last post
  25. Hard Processor System's AXI SDRAM

    Started by dbeatrice353, May 19th, 2017 06:29 AM
    • Replies: 1
    • Views: 753
    June 8th, 2017, 05:08 AM Go to last post

Thread Display Options

Use this control to limit the display of threads to those newer than the specified time frame.

Allows you to choose the data by which the thread list will be sorted.

Order threads in...

Note: when sorting by date, 'descending order' will show the newest results first.

Icon Legend

Contains unread posts
Contains unread posts
Contains no unread posts
Contains no unread posts
More than 15 replies or 150 views
Hot thread with unread posts
More than 15 replies or 150 views
Hot thread with no unread posts
Closed Thread
Thread is closed
Thread Contains a Message Written By You
You have posted in this thread

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •