Page 2 of 19 FirstFirst 123412 ... LastLast
Threads 31 to 60 of 545

Forum: SoC Device Discussion

Discussion of all the SoC devices including FPGA and HPS interaction

  1. Sticky Thread Sticky: SoC Dev Kit Quality of Experience Survey

    Started by BadOmen, October 14th, 2014 03:36 PM
    • Replies: 0
    • Views: 14,229
    October 14th, 2014, 03:36 PM Go to last post
  2. Sticky Thread Sticky: !!!! Read Me !!!!

    Started by BadOmen, July 19th, 2013 02:37 PM
    • Replies: 0
    • Views: 33,260
    July 19th, 2013, 02:37 PM Go to last post
  1. about making de10-nano board preloader issue

    Started by chfanjiang, January 14th, 2018 04:26 AM
    • Replies: 0
    • Views: 525
    January 14th, 2018, 04:26 AM Go to last post
  2. about xml file: soc_system_board_info.xml

    Started by Nrekcah, January 9th, 2018 10:59 PM
    • Replies: 0
    • Views: 630
    January 9th, 2018, 10:59 PM Go to last post
  3. Route HPS UART pins to FPGA pins DE0 nano SoC

    Started by daniel45675, October 2nd, 2016 02:47 PM
    de0 nano soc, fpga, hps, route, uart
    • Replies: 7
    • Views: 4,381
    January 5th, 2018, 03:03 PM Go to last post
  4. low speed on hps to fpga bridge

    Started by dipin555, December 23rd, 2017 06:12 AM
    • Replies: 1
    • Views: 937
    December 24th, 2017, 04:10 AM Go to last post
  5. HPS SPI slave

    Started by simonkbrown, December 14th, 2017 08:26 AM
    device tree, driver, hps, interrupts, spi
    • Replies: 0
    • Views: 879
    December 14th, 2017, 08:26 AM Go to last post
  6. HPS vs FPGA configuration

    Started by rod@ariradesign.com, November 20th, 2017 12:45 PM
    • Replies: 3
    • Views: 1,207
    December 14th, 2017, 01:50 AM Go to last post
  7. storing the values in hps coming from fpga

    Started by dipin555, December 11th, 2017 09:10 PM
    • Replies: 0
    • Views: 627
    December 11th, 2017, 09:10 PM Go to last post
  8. Question Qsys HPS SDRAM and peripheral connections

    Started by agg, December 11th, 2017 01:26 PM
    • Replies: 0
    • Views: 693
    December 11th, 2017, 01:26 PM Go to last post
  9. sending 64 bit from fpga to hs to terminal in pc @10k

    Started by dipin555, October 24th, 2017 03:51 AM
    • Replies: 3
    • Views: 1,510
    December 9th, 2017, 06:35 AM Go to last post
  10. HPS peripherals discription

    Started by lamazavr, December 7th, 2017 01:39 AM
    hps, peripherals description
    • Replies: 3
    • Views: 1,001
    December 8th, 2017, 05:30 PM Go to last post
  11. Sopc2dts "Transparent bridge not yet supported" meaning?

    Started by wobbert, December 1st, 2017 01:41 AM
    • Replies: 1
    • Views: 924
    December 6th, 2017, 01:58 AM Go to last post
  12. ARM Training

    Started by joe306, December 4th, 2017 09:12 AM
    • Replies: 0
    • Views: 601
    December 4th, 2017, 09:12 AM Go to last post
  13. Question Write/Read RAM memory from FPGA.

    Started by skliarovartem, November 11th, 2017 05:16 PM
    incip_memory2
    • Replies: 5
    • Views: 1,861
    November 26th, 2017, 11:14 AM Go to last post
  14. Question issues in running CycV_SoC with DDR3 RAM on Dev_Kit

    Started by MrFreshman, August 8th, 2014 03:17 AM
    cyclone v, ddr3, hcm, quartus
    • Replies: 3
    • Views: 18,444
    November 23rd, 2017, 07:02 AM Go to last post
  15. using the hps phy via loanios from fpga (de10-nano-soc)

    Started by letrend, November 21st, 2017 06:53 AM
    • Replies: 0
    • Views: 791
    November 21st, 2017, 06:53 AM Go to last post
  16. sopc2dts gives dts with 64bit address.

    Started by megahraj.ag, November 13th, 2017 11:45 PM
    arria10, device tree
    • Replies: 0
    • Views: 774
    November 13th, 2017, 11:45 PM Go to last post
  17. DE10 pins not found

    Started by D@n, November 3rd, 2017 01:52 PM
    • Replies: 6
    • Views: 1,460
    November 8th, 2017, 04:01 PM Go to last post
  18. Can't load .jic file to EPCQ device.

    Started by krunal.gandhi, October 25th, 2017 02:15 AM
    • Replies: 2
    • Views: 1,491
    November 5th, 2017, 07:32 PM Go to last post
  19. sdram addressing troubles

    Started by adrenalin, November 1st, 2017 12:53 AM
    • Replies: 0
    • Views: 772
    November 1st, 2017, 12:53 AM Go to last post
  20. How to set up shared on-chip memory

    Started by sonicsmooth, August 3rd, 2017 09:33 AM
    • Replies: 2
    • Views: 1,542
    October 27th, 2017, 07:18 AM Go to last post
  21. Loading rbf file on boot from within Linux...

    Started by EauContraire, October 17th, 2017 03:28 AM
    • Replies: 0
    • Views: 1,021
    October 17th, 2017, 03:28 AM Go to last post
    • Replies: 3
    • Views: 1,549
    October 16th, 2017, 04:06 AM Go to last post
  22. Cyclone V SoC HPS2FPGA AXI Master - How to enable?

    Started by kstolp, September 12th, 2013 08:41 AM
    • Replies: 5
    • Views: 34,679
    October 15th, 2017, 07:43 PM Go to last post
  23. Cyclone V SoC DK: how to configure awprot/arprot of EMAC?

    Started by Aquu9, October 13th, 2017 07:30 AM
    • Replies: 0
    • Views: 679
    October 13th, 2017, 07:30 AM Go to last post
  24. How to let FPGA get access to HPS pins

    Started by davidc85, March 27th, 2014 04:44 AM
    2 Pages
    1 2
    • Replies: 15
    • Views: 34,620
    September 29th, 2017, 09:16 AM Go to last post
  25. sdram DE0-nano - PLL phase shift

    Started by JeanValjean, September 27th, 2017 12:08 PM
    • Replies: 0
    • Views: 828
    September 27th, 2017, 12:08 PM Go to last post
  26. Does User clock frequency in QSYS for HPS-to-FPGA clock work?

    Started by mawillia, February 26th, 2014 04:31 AM
    • Replies: 2
    • Views: 20,050
    September 24th, 2017, 11:45 PM Go to last post
  27. HPS - FPGA used inside block diagram file.

    Started by ruben.vinuela, March 18th, 2015 09:52 AM
    • Replies: 3
    • Views: 4,191
    September 2nd, 2017, 07:52 AM Go to last post
  28. DE1-SOC power button non-functioning in AS/EPCS mode

    Started by Micks, August 31st, 2017 05:24 AM
    active serial, de1-soc, epcs, power button
    • Replies: 0
    • Views: 956
    August 31st, 2017, 05:24 AM Go to last post
  29. Post D5M not working with DE1-SoC

    Started by mderryberry, September 16th, 2014 01:30 PM
    d5m, de1-soc, image processing, vga
    • Replies: 5
    • Views: 15,511
    August 16th, 2017, 08:24 PM Go to last post

Thread Display Options

Use this control to limit the display of threads to those newer than the specified time frame.

Allows you to choose the data by which the thread list will be sorted.

Order threads in...

Note: when sorting by date, 'descending order' will show the newest results first.

Icon Legend

Contains unread posts
Contains unread posts
Contains no unread posts
Contains no unread posts
More than 15 replies or 150 views
Hot thread with unread posts
More than 15 replies or 150 views
Hot thread with no unread posts
Closed Thread
Thread is closed
Thread Contains a Message Written By You
You have posted in this thread

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •