| View Profile: kaz |
kaz 
Altera Guru
|
| |
Last Activity: September 4th, 2010 03:39 AM
|
|
| Forum Info |
Contact Info |
Join Date: October 19th, 2008
|
|
| Additional Information |
Group Memberships |
Location:
UK
|
Occupation:
Senior FPGA Engineer
|
|
| kaz is not a member of any public groups |
|
2197 point(s) total
Latest Reputation Received
|
| Thread |
Date |
Comment |
 |
Question about clock +... |
August 2nd, 2010 08:18 AM |
|
|
PLL locking and reset... |
June 23rd, 2010 07:03 AM |
Highly appreciate this detailed answer. Thank you! |
|
Remotely resetting FPGA... |
June 22nd, 2010 06:58 AM |
|
|
FSK adding I&Q... |
May 25th, 2010 02:33 AM |
Thanks a lot |
|
Tcl with Simulation... |
April 19th, 2010 07:41 AM |
|
|
about LVDS word alignment |
April 11th, 2010 03:37 AM |
|
|
Beginner Question -... |
February 28th, 2010 01:15 PM |
|
|
Metastability issue?... |
February 20th, 2010 07:54 AM |
Many thanks or your help kaz... |
|
Qurtus vs Modelsim |
February 9th, 2010 09:58 AM |
Big thanks |
|
TimeQuest Analyzer HELP! |
February 6th, 2010 01:49 PM |
|
|
Recovery - DCFIFO issue |
January 13th, 2010 09:51 AM |
|
|
SRFF VHDL implementation |
December 27th, 2009 02:07 AM |
|
|
input to IIR filter in... |
November 27th, 2009 06:15 AM |
|
|
input to IIR filter in... |
November 26th, 2009 03:12 AM |
|
|
input to IIR filter in... |
November 25th, 2009 09:07 AM |
|
All times are GMT -8. The time now is 07:50 AM.
