Results 1 to 2 of 2

Thread: what is the meaning of CMU in Stratix IV GX ?

  1. #1
    Join Date
    May 2005
    Posts
    25
    Rep Power
    1

    Default what is the meaning of CMU in Stratix IV GX ?

    What is the meaning of CMU in Stratix IV GX ?
    What is the differences between the GXB_TX and GXB_CMUTX?
    What is the differences between the GXB_RX and GXB_CMURX?
    How to us them?

    Thanks.

  2. #2
    Join Date
    Jan 2012
    Location
    Pisa, Italy
    Posts
    89
    Rep Power
    1

    Default Re: what is the meaning of CMU in Stratix IV GX ?

    I think you can find the answer in "Transceiver Architecture in Stratix IV Devices"
    http://www.altera.com/literature/hb/...20architecture

    From my understanding, Stratix IV devices have two CMU channels—CMU0 and CMU1—within each transceiver block that you can configure as a transceiver channel or as a clock generation block. And when you configure CMU channel as a transceiver channel you have GXB_CMUTX/RX.

Similar Threads

  1. meaning of transport delay
    By peter_King in forum General Altera Discussion
    Replies: 7
    Last Post: January 16th, 2012, 09:43 AM
  2. meaning of instruction
    By farhaenis in forum Nios II C-to-Hardware Acceleration
    Replies: 1
    Last Post: April 22nd, 2010, 03:10 AM
  3. meaning of instructions
    By farhaenis in forum General Altera Discussion
    Replies: 1
    Last Post: April 17th, 2010, 02:15 PM
  4. meaning of a pacKage
    By farhaenis in forum General Altera Discussion
    Replies: 1
    Last Post: April 17th, 2010, 09:02 AM
  5. What is the meaning of Small C library
    By panandkumar_ece in forum General Altera Discussion
    Replies: 6
    Last Post: April 18th, 2008, 10:24 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •