Results 1 to 3 of 3

Thread: The execution time of software

  1. #1
    Join Date
    Oct 2010
    Posts
    116
    Rep Power
    1

    Default The execution time of software

    I am using DE2 device. I have built a SOPC system. Through nios II, I'm trying to create a simple process and send this process to FPGA board.

    Code:
           IOWR(PI_Control_BASE,0,0); // Send zero to GPIO of FPGA
           PI_val=PI_control(500); // PI_control is a subsystem
           IOWR(PI_Control_BASE,0,1); // Send one to GPIO of FPGA
    The purpose of this action is I want to measure the execution time of PI_control when we use software implement.
    When I change the interrupt time of Nios, the execution time of PI_control also change.
    Can you have any idea to check the execution time of software?
    Last edited by robocon; April 25th, 2012 at 05:35 AM.

  2. #2
    Join Date
    Nov 2009
    Location
    uk
    Posts
    1,736
    Rep Power
    1

    Default Re: The execution time of software

    The execution times are reasonably fixed (and determinable) provided that:
    1) there is no contention for Avalon slaves
    2) there are no delays waiting for anything external (eg JTAD UART)
    3) the cache transfers are the same
    4) the branch predictor behaves the same way.

    To get trully determinable execution times you need to use tightly coupled memory for code and (most) data, and to disable the dynamic branch prediction.

  3. #3
    Join Date
    Oct 2010
    Posts
    116
    Rep Power
    1

    Default Re: The execution time of software

    Thank you very much.
    In my system, I have only one output was connected to GPIO for get the signal (the execution time - signal = 1 the function are processing, signal =0 the function aren't processing). From that information I found the execution time of my process.
    the procedure of my system below:
    Firstly, Nios II sends zero to FPGA ~~~~> Secondly, Nios II processes the function (which I need to know the execution time) ~~~~> Thirdly, Nios II sends one to FPGA.
    The signal (0 and 1) was sent from Nios to FPGA, I can measure from the GPIO of FPGA board.

    Quote Originally Posted by dsl View Post
    The execution times are reasonably fixed (and determinable) provided that:
    1) there is no contention for Avalon slaves
    Can you tell me more information about this?

    Quote Originally Posted by dsl View Post
    2) there are no delays waiting for anything external (eg JTAD UART)
    In FPGA board I have only one SOPC and one pin connect to 1 GPIO

    Quote Originally Posted by dsl View Post
    3) the cache transfers are the same
    What is the cache transfers. Where can I check it?

    Quote Originally Posted by dsl View Post
    4) the branch predictor behaves the same way.
    What is the branch predictor behaves?
    Quote Originally Posted by dsl View Post
    To get trully determinable execution times you need to use tightly coupled memory for code and (most) data, and to disable the dynamic branch prediction.
    I didn't have any code In FPGA board accept SOPC and one output.

Similar Threads

  1. Execution Time of VHDL code
    By Aflatoun in forum General Altera Discussion
    Replies: 4
    Last Post: December 3rd, 2011, 09:47 PM
  2. calculate execution time
    By kaisbelwafi in forum Nios Forum
    Replies: 0
    Last Post: August 28th, 2010, 06:05 AM
  3. how to calculate the execution time?
    By Forever in forum General Altera Discussion
    Replies: 1
    Last Post: November 8th, 2008, 03:32 AM
  4. the execution time
    By Forever in forum General Altera Discussion
    Replies: 2
    Last Post: November 3rd, 2008, 03:03 PM
  5. Function execution time
    By kiknas in forum General Discussion Forum
    Replies: 0
    Last Post: July 4th, 2005, 03:40 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •