Altera Forum






Threads: 18,988
Posts: 77,601
Members: 29,302
Welcome to our newest member, yvan
User
Reputation
9135
7620
5891
4200
3030
2197
2056
1706
1388
1300




 
Register
Quick Search
 
  Altera Forums > IP and Dev Kit Related > IP Discussion

Buffer Overflow and Underflow in Clocked Video Input/Output

Reply
 
Thread Tools Display Modes
  #1  
Old May 12th, 2010, 02:49 AM
phate phate is offline
Altera Teacher
 
Join Date: Mar 2010
Posts: 98
Rep Power: 235
phate is on a distinguished road
Default Re: Buffer Overflow and Underflow in Clocked Video Input/Output

Just one more question.
I look at the an427 provided by altera, but I want to make a system a little different (as I've said in lots of other threads).
In order to use rescalers or clippers instead of buffered deiterlacers, wich shuold be a "fast enough" clock for the video system?
using a 100 MHz clock, i still have overflow in video input, no matter of how deep I set the DVI FIFO...
Reply With Quote
Reply



Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Forum Jump

Similar Threads
Thread Thread Starter Forum Replies Last Post
problem with clocked video input and clocked video output lanseyueding General Altera Discussion 0 January 28th, 2010 01:51 AM
how to use the clocked video input IP in SOPC johnboat IP Discussion 5 December 14th, 2009 07:29 AM
Interlaced video and clocked video input Francoisb FPGA, Hardcopy, and CPLD Discussion 3 September 23rd, 2009 02:29 AM
Altera Clocked Video Input IP Help faisal_maalik IP Discussion 2 June 23rd, 2009 03:48 PM
Clocked Video Input overflows wguynes IP Discussion 3 March 16th, 2009 03:43 PM


All times are GMT -8. The time now is 07:50 AM.