Threads: 19,055
Posts: 77,931
Members: 29,419

Welcome to our newest member, The_General

User	Reputation
FvM	9142
jakobjones	7620
Rysc	5941
Daixiwen	4200
thepancake	3030
kaz	2197
MSchmitt	2056
pletz	1706
Tricky	1388
kevin	1300

*Reputation Information

Quick Search

Multicycle question

Thread Tools

Display Modes

February 8th, 2010, 09:02 PM

ereeves

Altera Pupil

Join Date: Dec 2008

Posts: 6

Rep Power: 627

Multicycle question

If I setup an adder with a clk enable and an output latency of 2 clks, is it necessary to specify a multicycle constraint between the clk enable and the adder output?

Thanks.

« Previous Thread | Next Thread »

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts vB code is On Smilies are On [IMG] code is On HTML code is Off

Forum Jump

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
multicycle path	kevin007	General Altera Discussion	5	May 19th, 2009 09:04 AM
Applying multicycle assignments	kwalt	Shared Material	2	August 29th, 2008 02:30 PM
clock enable multicycle	roberts	Quartus II and EDA Tools Discussion	3	January 23rd, 2008 11:00 AM
Multicycle period & Multicycle hold	David_Cai	Quartus II and EDA Tools Discussion	3	January 22nd, 2008 06:41 AM
Multicycle Custom Instructions	saiprashanth	General Discussion Forum	0	May 22nd, 2006 03:43 AM

All times are GMT -8. The time now is 12:00 PM.