Altera Forum






Threads: 18,921
Posts: 77,325
Members: 29,164
Welcome to our newest member, rbn
User
Reputation
9135
7620
5891
4150
2930
2197
2056
1706
1388
1300




 
Register
Quick Search
 
  Altera Forums > General > General Altera Discussion

UART-hyperterminal interface in verilog code

Reply
 
Thread Tools Display Modes
  #1  
Old April 11th, 2007, 05:35 AM
shagy2003
 
Posts: n/a
Default UART-hyperterminal interface in verilog code

Hello all,

I am doing my final year BE project on altera's ESDK kit.

I want to interface my PC with that kit via RS-232-Hyperteminal.

I have write code for UART-RX in verilog,load that code in kit,connect RS-232 bet PC & kit but not geting any o/p on kit.

so plz can you help me out in this matter.

here i m attching that verilog code for your reference.

Regards,
sagar
Attached Files
File Type: v uartrx.v (8.7 KB, 208 views)
Reply With Quote
  #2  
Old February 15th, 2009, 11:49 PM
ramasubiah ramasubiah is offline
Altera Beginner
 
Join Date: Jan 2009
Posts: 1
Rep Power: 614
ramasubiah is on a distinguished road
Default Re: UART-hyperterminal interface in verilog code

hi... me too have the same problem...
can u please help me with the program if u get a solution.
thank u. my email id is ramasubiah@gmail.com

thank u.
Reply With Quote
  #3  
Old February 23rd, 2009, 03:29 AM
gargamit gargamit is offline
Altera Scholar
 
Join Date: Sep 2008
Location: Bangalore
Posts: 24
Rep Power: 745
gargamit is on a distinguished road
Default Re: UART-hyperterminal interface in verilog code

Quote:
Originally Posted by ramasubiah View Post
hi... me too have the same problem...
can u please help me with the program if u get a solution.
thank u. my email id is ramasubiah@gmail.com

thank u.


1) check the pin assignments carefully.
2) check the baud rates
Reply With Quote
  #4  
Old February 23rd, 2009, 01:25 PM
alt1000's Avatar
alt1000 alt1000 is offline
Altera Teacher
 
Join Date: Oct 2007
Posts: 73
Rep Power: 1174
alt1000 has a spectacular aura aboutalt1000 has a spectacular aura about
Default Re: UART-hyperterminal interface in verilog code

I think you are trying to do too much at once. Start out with a simple rx/tx uart (rx first, then tx) and then add features to it. We don't even know if you are using an RS232 voltage level convertor properly. Also make sure you write a good testbench and build it as you add functionality. This is the only way to tackle designs, especially one like this which can be broken down easily into multiple independent functions. Look up the spiral approach to software development. set up another PC if you can and just have that PC talk to and fro with hyperterminal by switching tx/rx signals . In this way you can systematically build your application up.
Reply With Quote
Reply



Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Forum Jump

Similar Threads
Thread Thread Starter Forum Replies Last Post
merging VHDL and Verilog code sentronic General Altera Discussion 9 June 18th, 2009 09:38 AM
verilog test code issue and1965 FPGA, Hardcopy, and CPLD Discussion 6 June 4th, 2009 03:59 PM
Quartus system verilog interface parameter bug alias Quartus II and EDA Tools Discussion 3 August 22nd, 2008 11:42 AM
Mux - Verilog code question dballesteros Quartus II and EDA Tools Discussion 2 March 18th, 2008 10:16 PM
Need verilog code for power optimization ramakrishnan1987 Shared Material 0 February 18th, 2008 10:47 PM


All times are GMT -8. The time now is 02:42 PM.