Results 1 to 2 of 2

Thread: VHDL Loop Statement error...loop must terminate within 10,000 iterations

  1. #1
    Join Date
    Nov 2012
    Posts
    1
    Rep Power
    1

    Unhappy VHDL Loop Statement error...loop must terminate within 10,000 iterations

    I have this module of source code:

    procedure init_mem_data (signal mem : out mem_ty)is
    variable buf : line;
    file infile : text ; -- s in "data.txt" ;
    variable word : std_logic_vector(7 downto 0);
    variable i : integer;
    variable good : boolean;
    begin
    FILE_OPEN(infile,"mycmd_single.txt",READ_MODE);
    i := 0;
    while not ( endfile(infile) or (i >= MEM_DEPTH ) ) loop
    readline(infile, buf);
    hread(buf,word);
    mem(i) <= word ;
    i := i + 1;
    end loop;
    FILE_CLOSE(infile);
    end init_mem_data;


    but i am having error that,

    Error (10536): VHDL Loop Statement error at mem.vhd(38): loop must terminate within 10,000 iterations

    what should i do?

  2. #2
    Join Date
    Oct 2008
    Posts
    3,699
    Rep Power
    1

    Default Re: VHDL Loop Statement error...loop must terminate within 10,000 iterations

    To initialise a ram for synthesis it needs to be a function that is run at initialisation of tha ram, not a procedure that is run in a process.
    This is exactly the kind of code that would be very useful for synthesis (if it was a function), but in there wisdom Altera have still not managed to support it for VHDL, whereas it works fine in Verilog and Xilinx have no problems with it.

    Please Please Please raise a support request with Altera asking for this enhancement to be added to Quartus.

Similar Threads

  1. loop in VHDL
    By koko in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 6
    Last Post: July 12th, 2012, 01:10 AM
  2. For loop-VHDL
    By Dhootha in forum General Altera Discussion
    Replies: 9
    Last Post: July 8th, 2012, 12:10 AM
  3. Incrementing loop index in vhdl generate statement
    By vlsi_freak in forum General Altera Discussion
    Replies: 3
    Last Post: October 15th, 2010, 07:46 AM
  4. Instantiating RAM in a vhdl for loop
    By Yael in forum Quartus II and EDA Tools Discussion
    Replies: 1
    Last Post: October 7th, 2010, 05:14 AM
  5. Error (10119): Verilog HDL Loop...must terminate within 250 iterations
    By Spellic in forum General Altera Discussion
    Replies: 2
    Last Post: August 3rd, 2009, 02:28 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •