Page 2 of 2 FirstFirst 12
Results 11 to 12 of 12

Thread: Filling in cyg_flash_devtab[] array

  1. #11
    Join Date
    Dec 2013
    Posts
    12
    Rep Power
    1

    Default Re: Filling in cyg_flash_devtab[] array

    Quote Originally Posted by Daixiwen View Post
    Are you sure this is the right platform? Did you install the Nios2eCos package and did you select the Nios2 platform?
    I must check it.

    Quote Originally Posted by Daixiwen View Post
    As for the link process, when using the eCos HAL tables it is important that the driver code is linked with the kernel in the main archive. If it is linked later (with the application, for example) without the -Wl,--whole-archive option, then gcc can strip some symbols that seem unused and will remove your structure from the table. But as long as your driver's cdl file is correctly read by the eCos build system, the driver should be linked with the kernel so this is a problem you aren't supposed to see.
    Yes, the problem was in the absence of "whole-archive" option although I linked my driver with the kernel. I believe my predecessor had his reasons to avoid that option; so, I just included empty global function in my driver and called it during booting. No, that is not nice but it may be ok for a while.
    Now, as my driver is linked, I have faced new problem with FIS.
    Last edited by Mikhail Kononov; December 19th, 2013 at 02:06 AM.

  2. #12
    Daixiwen is offline Moderator **Forum Master**
    Join Date
    May 2008
    Location
    Norway
    Posts
    4,375
    Rep Power
    1

    Default Re: Filling in cyg_flash_devtab[] array

    It's just that this is an Altera forum, and the eCos section here is more specifically about the Nios II port of eCos. If you are using a PowerPC board you'll probably have more luck on a more generic eCos forum or mailing list, or maybe on a PowerPC forum.
    Definition of a man-year: 730 people trying to finish the project before lunch

Similar Threads

  1. 3D array
    By mkhd in forum VHDL
    Replies: 1
    Last Post: August 12th, 2013, 12:59 AM
  2. Audio project - 2D speaker array and mic array
    By sss36 in forum General Altera Discussion
    Replies: 1
    Last Post: May 19th, 2013, 03:43 PM
  3. Replies: 13
    Last Post: December 4th, 2012, 10:26 PM
  4. Replies: 0
    Last Post: May 10th, 2011, 07:35 AM
  5. Megawizard FIFO problem: Write and read request filling FIFO!
    By please_work in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 12
    Last Post: December 14th, 2007, 09:17 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •