Page 2 of 2 FirstFirst 12
Results 11 to 13 of 13

Thread: How to avoid delay

  1. #11
    Join Date
    Oct 2016
    Posts
    29
    Rep Power
    1

    Default Re: How to avoid delay

    I am sorry i'm newbie to vhdl what's exactly to generate why did you choose it as solution exactly ?

  2. #12
    Tricky is offline Moderator **Forum Master**
    Join Date
    Oct 2008
    Posts
    5,756
    Rep Power
    1

    Default Re: How to avoid delay

    FPGAs are good at parrellel logic. If you need Lx at different places, then create copies of it.

  3. #13
    Join Date
    Oct 2016
    Posts
    29
    Rep Power
    1

    Default Re: How to avoid delay

    Thank you so much for your help.

Similar Threads

  1. avoid generation of soc_system_arm_hps_io_border.sdc
    By Lumpakruscht in forum Quartus II and EDA Tools Discussion
    Replies: 0
    Last Post: June 29th, 2016, 03:26 AM
  2. How to avoid negative slack?
    By derguteweka in forum Quartus II and EDA Tools Discussion
    Replies: 6
    Last Post: March 1st, 2016, 09:52 PM
  3. Avoid BDF editor like the plague
    By Aphraton in forum IP Discussion
    Replies: 6
    Last Post: April 22nd, 2013, 02:00 PM
  4. How to avoid glitch in combinational logic?
    By buddha1987 in forum Quartus II and EDA Tools Discussion
    Replies: 6
    Last Post: July 16th, 2012, 01:19 PM
  5. how to avoid this warning?
    By simplorer in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 11
    Last Post: October 15th, 2008, 07:36 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •