Results 1 to 2 of 2

Thread: Custom accelerator circuit design with DMA

  1. #1
    Join Date
    May 2014
    Posts
    3
    Rep Power
    1

    Default Custom accelerator circuit design with DMA

    Good Morning,

    I am running a C program on Linux (builded with buildroot) on the HPS (Cyclone V, DE1-SoC Board), now I want to replace a function with a custom FPGA circuit.

    This function reads two matrix, then gives a resulting matrix. This custom hcircuit read the two matrix from the SDRAM of the HPS, than rewrite the result on the same SDRAM.
    1- I want to know if I can use a DMA controller to do this or I must transfer the data using the CPU.
    2- If I can use the DMA controller, is there any documentation about it, how to use it with a custom circuit.

    Thanks

  2. #2
    Join Date
    Dec 2016
    Posts
    11
    Rep Power
    1

    Default Re: Custom accelerator circuit design with DMA

    The DMA on the Cyclone V can definitely deal with this.
    I can't comment on how to implement this on Linux, but here's the key information for a "bare-metal" implementation.
    - The DMA is the "ARM PrimeCell" PL330 module from ARM. You can retrieve the technical manual from the ARM web-site.
    - The Cyclone V handbook also has a section that greatly help understand how to use & program the PL330.
    - Your requirements involves triggers and these are listed in the DMA section of the Cyclone V handbook.
    - You can find the base address of the DMA registers in the Appendix section of the Cyclone V handbook.
    - You should be able to use the hwlib in the SocEDS do program the PL330 for your specific needs; if not, then it should be easily modifiable

    Regards

Similar Threads

  1. What is best to do to test a custom circuit with large amount of data?
    By wuwoze in forum General Altera Discussion
    Replies: 7
    Last Post: September 9th, 2013, 12:25 AM
  2. Multicore Design using Nios II with Accelerator
    By arefin in forum General Discussion Forum
    Replies: 1
    Last Post: June 13th, 2013, 07:13 AM
  3. JTAG target board circuit design
    By chuckd in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 4
    Last Post: October 31st, 2011, 03:49 PM
  4. How to design an ISP circuit for a FPGA like MAXII?
    By peter.chang in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 0
    Last Post: June 18th, 2010, 02:00 AM
  5. How to Design a Multiplier Circuit using AHDL?
    By lew3611 in forum General Altera Discussion
    Replies: 3
    Last Post: April 21st, 2010, 08:34 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •