Results 1 to 4 of 4

Thread: Frequency division for use in an 8x1 multiplexer

  1. #1
    Join Date
    Nov 2016
    Posts
    39
    Rep Power
    1

    Default Frequency division for use in an 8x1 multiplexer

    Greetings everyone, I want to design an 8x1 Multiplexing system. Starting with a frequency of (50 MHz) as the first input to the multiplexer; I want to divide this frequency by (2,3,...,8). What can I do to accomplish this task???? I am also using Block Diagram Schematics and I am sorry because I know this section of the forum is reserved for (VHDL) only. I suppose the coding is also good, but a little more difficult. So please help me I don't know what to do with my project. Can I use 4 PLLs and give each one a different frequency??? Thanks for your help.

  2. #2
    Tricky is offline Moderator **Forum Master**
    Join Date
    Oct 2008
    Posts
    5,514
    Rep Power
    1

    Default Re: Frequency division for use in an 8x1 multiplexer

    I suggest generating clock enables at the required frequency. Having multiple clock domains will be a real timing headache. Clock enables mean you keep the whole system using one clock, but only enabled once every 2/3/8 clocks etc.

  3. #3
    Join Date
    Nov 2016
    Posts
    39
    Rep Power
    1

    Default Re: Frequency division for use in an 8x1 multiplexer

    Thank you indeed for your suggestion. But I'm afraid I'm using Block Diagram/Schematics for the project. Of course, I can add clk_enables to the counters, but then what?? Again I apologize for discussing non-VHDL matters here. Can I for example, manipulate with the VHDL code for the counter after I translate the blocks to VHDL?? Thanks again.

  4. #4
    Tricky is offline Moderator **Forum Master**
    Join Date
    Oct 2008
    Posts
    5,514
    Rep Power
    1

    Default Re: Frequency division for use in an 8x1 multiplexer

    You can do in VHDL the same as the block diagram, and vice versa. So creating clock enables is a good idea.
    Yes you can modify the VHDL after you generate it from block diagram, but you must remember to remove the block from the project and add the VHDL to the project. You cannot covert VHDL to block diagram.

Similar Threads

  1. Altera DE2 frequency division
    By Hozan677 in forum Quartus II and EDA Tools Discussion
    Replies: 3
    Last Post: December 13th, 2016, 07:26 AM
  2. Avalon-ST Multiplexer
    By Socrates in forum IP Discussion
    Replies: 5
    Last Post: November 7th, 2016, 07:02 AM
  3. 2 to 1 Multiplexer Codes
    By hangchiong in forum University Program
    Replies: 3
    Last Post: August 12th, 2009, 05:08 AM
  4. multiplexer synthesis
    By sfu in forum Quartus II and EDA Tools Discussion
    Replies: 5
    Last Post: November 24th, 2008, 07:29 AM
  5. VHDL help, frequency Division
    By p00ndawg in forum General Altera Discussion
    Replies: 5
    Last Post: December 15th, 2007, 02:46 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •