Results 1 to 2 of 2

Thread: Anyone have any sample verilog code for interfacing GRAPHICAL LCD?????

  1. #1
    Join Date
    Feb 2016
    Posts
    3
    Rep Power
    1

    Question Anyone have any sample verilog code for interfacing GRAPHICAL LCD?????

    Hellow altruists,
    I am an apprentice in the field of FPGA.I am working with the SAXO board.
    Actually now i am trying to interface the FPGA with the graphical LCD.For this reason,i have already studied about both the text LCD and graphical LCD and already have achieved success in the case of text LCD but i am afraid its getting to much hard for me to develop the verilog code for graphical LCD.As someone advised me to convert the C code (which available in the web) into verilog,but still it seems difficult for me.So if anyone can share any kind of verilog code related with grapgical LCD with me,it would be very helpful for me.
    Sorry for the inconvenience.
    Thank You

  2. #2
    Join Date
    Dec 2015
    Location
    Belgium
    Posts
    97
    Rep Power
    1

    Default Re: Anyone have any sample verilog code for interfacing GRAPHICAL LCD?????

    Hello Mr. Ahmed,
    Have you considered implementing a Nios II processor in the FPGA on your board that can run the C code from the example ?
    You can write a small Qsys component or use the standard PIO component in Qsys to interface with your board.
    Then you can use Eclipse as an environment to debug your application in C.
    The other thing you might consider is build a FSM (finite state machine) in the FPGA that does the job you write in C (this could be a huge job).

    If you are really new to the FPGA, check out the tutorials from the Altera University. And Google the web for books from Mr. Pong Chu, i have looked for a long time to find good primers, these books are.

    Best Regards,
    Johi.

Similar Threads

  1. 4 phase-discriminator in verilog sample
    By sean98007 in forum General Altera Discussion
    Replies: 1
    Last Post: August 10th, 2014, 08:47 PM
  2. Sample SMP Code
    By nrasheed in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 0
    Last Post: December 31st, 2013, 11:45 PM
  3. Cyclone V Soc Sample Code
    By sktarun in forum SoC Device Discussion
    Replies: 1
    Last Post: November 13th, 2013, 09:07 PM
  4. Looking SPI master/slave in verilog sample
    By sean98007 in forum General Altera Discussion
    Replies: 3
    Last Post: August 26th, 2011, 02:41 PM
  5. ADC interfacing code for 3-wire SPI using Verilog
    By Obanion in forum General Altera Discussion
    Replies: 5
    Last Post: January 27th, 2010, 04:14 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •