Results 1 to 3 of 3

Thread: CAN bus register DE0-Nano-SoC.

  1. #1
    Join Date
    Jan 2017
    Rep Power

    Default CAN bus register DE0-Nano-SoC.

    Good afternoon,

    We currently use the DE0-Nano-SoC with the Cyclone V Soc on it. We want to use this board to read/write data on the CAN Bus. Actually, we have configured the FPGA part to allow the CAN bus but we have a problem with the HPS part. We can not write into the register control of the CAN. If anybody have already encounter this problem.

    Sorry for our english we are french.
    King regards

    Yassine B.

  2. #2
    Join Date
    Feb 2017
    Rep Power

    Default Re: CAN bus register DE0-Nano-SoC.

    Hi Yassine,
    je crois que je vais utiliser la langue de Molière :-) Je cherche à connecter un Canopen à la même carte que que vous ( je commence). Qu'avez vous utilisé pour effectuer l'interface entre le bus Can et la partie programmabe du FPGA ? Une IP ?
    Merci pour la réponse.
    Sorry for my french, i am not english ..;

    I need to connect a Canopen on a DE0-Nano-SOC and I only find IP (not free) to control the the CAN. Is there a simple method ?
    Thanks for all
    Best regards

  3. #3
    Join Date
    Sep 2016
    Rep Power

    Default Re: CAN bus register DE0-Nano-SoC.

    Unfortunately there is no baremetal example in the Altera website for CAN. Also, for DE0-Nano-SoC, I believe the CAN signals are not routed out to the HPS Pins by default. You can choose to export the CAN interface out to the FPGA and then use the expansion port to connect it to the external world.

Similar Threads

  1. cheap DE0 NANO SOC and DE0 NANO expansion board (CAPE) for altera forum members
    By nachodizz990 in forum General Altera Discussion
    Replies: 5
    Last Post: April 28th, 2016, 06:48 AM
  2. SSH on DE0 Nano Soc
    By nachodizz990 in forum University Program
    Replies: 1
    Last Post: December 11th, 2015, 09:09 PM
  3. delayed register rising at the same time with original register
    By ingdxdy in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 6
    Last Post: February 6th, 2015, 05:52 PM
  4. help with register to register timing constraint
    By m3atwad in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 14
    Last Post: July 24th, 2014, 11:35 AM
  5. Explicit RTL to place ALM in LUT-register ("three register") mode?
    By Peter Sommerfeld in forum Quartus II and EDA Tools Discussion
    Replies: 5
    Last Post: March 16th, 2010, 06:31 PM


Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts