Results 1 to 6 of 6

Thread: SDRAM rzqin pin on Arria V starter kit

  1. #1
    Join Date
    Feb 2018
    Posts
    24
    Rep Power
    1

    Default SDRAM rzqin pin on Arria V starter kit

    Hello Alteraforums

    I'm trying to get the SDRAM on my Arria V starter kit working. I have set up the module in my qsys design, and have exported the appropriate conduits.

    There is an input called oct rzqin. After some searching, I have determined that this needs to be connected to a dedicated RZQIN pin. I've looked through the reference manual for the device, but there doesn't seem to be a pin for rzqin. the closest I find is this:


    If I don't connect the oct rzqin to something, I get compile errors.

    What do I connect this to?
    Attached Images Attached Images

  2. #2
    Join Date
    May 2013
    Posts
    794
    Rep Power
    1

    Default Re: SDRAM rzqin pin on Arria V starter kit

    From that table, L8 is the RZQ pin.

  3. #3
    Join Date
    Feb 2018
    Posts
    24
    Rep Power
    1

    Default Re: SDRAM rzqin pin on Arria V starter kit

    I should have included the top of the table.

    That column is the 'Board Reference' Column. The pin column is the third column
    :


    Taken from page 2-41 of this document:
    https://www.altera.com/content/dam/a...rter_board.pdf
    Attached Images Attached Images

  4. #4
    Join Date
    May 2013
    Posts
    794
    Rep Power
    1

    Default Re: SDRAM rzqin pin on Arria V starter kit

    I'm not sure why the pin is not shown there, but if I recall correctly, you should be running a pin_assignments.tcl script after creating the memory IP (assuming you're using the hard controller) that makes fixed assignments like this for you. You can, of course, check the pin table for the device to see which pin is the dedicated RZQ pin for the hard interface you are using.

    You could also try opening one of the example designs for the board from the "kit installation" download (https://www.altera.com/products/boar...v-starter.html) and use that as a basis for your design.

  5. #5
    Join Date
    Feb 2018
    Posts
    24
    Rep Power
    1

    Default Re: SDRAM rzqin pin on Arria V starter kit

    Using a reference design, I determined that PIN_E32 should be the right one

    I try to compile, but when the fitter runs, I get 1400 errors!

    here's some examples:
    Code:
    Error (174068): Output buffer atom "nios_system:inst2|nios_system_sdram:sdram|nios_system_sdram_p0:p0|nios_system_sdram_p0_memphy:umemphy|nios_system_sdram_p0_new_io_pads:uio_pads|nios_system_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination
    Error (174068): Output buffer atom "nios_system:inst2|nios_system_sdram:sdram|nios_system_sdram_p0:p0|nios_system_sdram_p0_memphy:umemphy|nios_system_sdram_p0_new_io_pads:uio_pads|nios_system_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination
    Error (174068): Output buffer atom "nios_system:inst2|nios_system_sdram:sdram|nios_system_sdram_p0:p0|nios_system_sdram_p0_memphy:umemphy|nios_system_sdram_p0_new_io_pads:uio_pads|nios_system_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav:altdq_dqs2_inst|pad_gen[7].data_out" has port "SERIESTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination
    Error (174068): Output buffer atom "nios_system:inst2|nios_system_sdram:sdram|nios_system_sdram_p0:p0|nios_system_sdram_p0_memphy:umemphy|nios_system_sdram_p0_new_io_pads:uio_pads|nios_system_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav:altdq_dqs2_inst|pad_gen[7].data_out" has port "PARALLELTERMINATIONCONTROL[0]" connected, but does not use calibrated on-chip termination
    Error (174052): I/O "SDRAM_DQ[30]" has dynamic termination control connected, but does not use parallel termination

  6. #6
    Daixiwen is offline Moderator **Forum Master**
    Join Date
    May 2008
    Location
    Norway
    Posts
    4,524
    Rep Power
    1

    Default Re: SDRAM rzqin pin on Arria V starter kit

    Did you run the pin_assignments.tcl script, as suggested by sstrell? (Tools menu, TCL scripts, and find the pin_assignments script in the SDRAM controller IP). It should fix the I/O standard and termination issues.
    Definition of a man-year: 730 people trying to finish the project before lunch

Similar Threads

  1. Arria V Starter Kit: Ethernet
    By Sam de Jong in forum Development Kit Related
    Replies: 1
    Last Post: March 22nd, 2018, 01:07 PM
  2. programming CFI flash on Arria V GX Starter Kit
    By stever in forum Development Kit Related
    Replies: 1
    Last Post: September 19th, 2015, 12:03 AM
  3. Arria V Starter Kit: SDI re-transmitter
    By vitalish in forum IP Discussion
    Replies: 1
    Last Post: March 20th, 2015, 12:45 AM
  4. [ARRIA V GX STARTER KIT] USB read/write registers to Arria V
    By KRONIC1968 in forum Development Kit Related
    Replies: 2
    Last Post: February 8th, 2015, 11:41 PM
  5. Arria V GX Starter Kit
    By sols in forum Development Kit Related
    Replies: 13
    Last Post: November 13th, 2013, 04:34 PM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •