Results 1 to 1 of 1

Thread: Cyclone V bit reversal on Tx PMA

  1. #1
    Join Date
    May 2018
    Posts
    1
    Rep Power
    1

    Default Cyclone V bit reversal on Tx PMA [SOLVED]

    Hi everyone,

    I'm trying to use a generic transceiver PHY to use with a custom JESD204B core. For JESD204B I need to send MSB first in the serial stream but the transceiver only allows me to send LSB first.

    I've seen that there is an option in the transceiver to reverse the bit order at the PMA but, after reading the documentation it's not clear where or how to do it. It mentions that it can only be done via de xcvr reconfiguration controller but still I can't find the register to write to.

    Can anyone help me out? Just point me to the right piece of documentation

    Thanks in advance.

    Edit---
    Nevermind, the 8B/10B decoder does the bit reversal since the encoded "a" bit (MSB in the 10B word) comes out first. Sorry for the missunderstanding
    Last edited by jrrguzman; May 1st, 2018 at 05:15 AM. Reason: Issue solved

Similar Threads

  1. XAUI Tx lane reversal
    By drorlaor in forum IP Discussion
    Replies: 3
    Last Post: February 18th, 2016, 12:29 AM
  2. Replies: 2
    Last Post: May 31st, 2015, 09:23 PM
  3. pcie hardip Lane Reversal
    By diego01 in forum IP Discussion
    Replies: 11
    Last Post: June 5th, 2013, 03:57 AM

Tags for this Thread

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •