Results 1 to 1 of 1

Thread: Arria 10 TSE with GXB

  1. #1
    Join Date
    Mar 2010
    Taipei, TAIWAN
    Rep Power

    Default Arria 10 TSE with GXB

    Dear Sir,

    I am working on a design on the DE5A-NET-DDR4. But it is not for 10G or 40G Ethernet.
    It is a Gigabit Ethernet design. It is from our old project. It was working well on the
    Arria 5 starter kit. It uses a TSE with LVDS design for the PCS and PMA. I am not
    modify it onto the DE5 board, by modifying the PMA into GXB. In addition, the GXB needs
    two additional clocks, tx_serial_clk and rx_cdr_refclk. I have used an fPLL to generate
    a mcgb_serial_clk for the tx_serial_clk and a 125Mhz from input pin (it is from a clock
    synthesizer si5340). The compilation is ok now. The PCS configuration is follow the
    TSE manual to set as below.

    0x13 = 0x13
    0x12 = 0x12d0
    0x00 = 0x5140
    0x14 = 0x0000
    0x00 = 0xd140

    The attached jpg file is the verilog code for the tse connection check. I don't know why the
    pcs loopback is not working.


    Peter Chang

    Attached Images Attached Images

Similar Threads

  1. Can one board support an Arria 10 GX *or* an Arria 10 SX?
    By bgrattan in forum SoC Device Discussion
    Replies: 3
    Last Post: February 8th, 2018, 05:44 PM
  2. [ARRIA V GX STARTER KIT] USB read/write registers to Arria V
    By KRONIC1968 in forum Development Kit Related
    Replies: 2
    Last Post: February 8th, 2015, 11:41 PM
  3. Arria v gt
    By memes in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 2
    Last Post: August 5th, 2013, 09:29 AM
  4. Arria V performance Vs Arria II
    By prushton in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 4
    Last Post: July 12th, 2013, 12:47 PM
  5. Replies: 1
    Last Post: March 8th, 2012, 12:17 PM


Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts