Results 1 to 2 of 2

Thread: Setting VCCPD in the Pin Planner or in any other way

  1. #1
    Join Date
    Nov 2016
    Posts
    34
    Rep Power
    1

    Default Setting VCCPD in the Pin Planner or in any other way

    Hello,

    My problem is that the standard setting of VCCPD for my project is 2.5V and I need to set it for certain banks to 3.3V. I have looked through the pin planner, and the device settings and I haven't found a single setting to change it.

    I need to change it, as I need 3.3V LVCMOS output, which requires 3.3V VCCIO, which in turn requires setting the VCCPD for those banks to 3.3V.

    I know this is a blatant question, but I really haven't found how to do it anywhere.

    Thank you and have a nice day,

    Tibor

  2. #2
    Join Date
    Nov 2017
    Posts
    488
    Rep Power
    1

    Default Re: Setting VCCPD in the Pin Planner or in any other way

    Hi,

    No, you cannot manually set the VCCPD voltage supply of a particular bank in the Quartus® II design software, since the required VCCPD voltage of a bank is dependent upon it's respective VCCIO. The required VCCPD voltage is derived by the Quartus II design software from the respective VCCIO setting.

    To make a voltage assignment to the VCCIO supply of a bank, you can use the following assignment:

    set_global_assignment -name IOBANK_VCCIO <voltage> -section_id <bank>

    Where <voltage> is the required voltage (e.g. 3.3V) and <bank> is the bank number (e.g. 3C).
    https://www.altera.com/support/suppo...52011_690.html

    Best Regards,
    Anand Raj Shankar
    (This message was posted on behalf of Intel Corporation)

Similar Threads

  1. banks sharing VCCPD pins
    By rod@ariradesign.com in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 1
    Last Post: July 19th, 2017, 03:05 AM
  2. Stratix IV 3.3V Vccio/Vccpd confusion
    By jigo in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 1
    Last Post: April 25th, 2013, 07:04 AM
  3. Stratix4 VCCPD pin connection
    By sachinmk in forum General Altera Discussion
    Replies: 0
    Last Post: March 24th, 2012, 12:03 AM
  4. Arria II GX VCCPD question
    By yaungh in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 1
    Last Post: May 12th, 2011, 09:56 AM
  5. OCT setting in pin planner
    By lakshmanvv in forum Quartus II and EDA Tools Discussion
    Replies: 1
    Last Post: March 1st, 2011, 08:24 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •