Results 1 to 2 of 2

Thread: Single Event Upset

  1. #1
    Join Date
    May 2018
    Rep Power

    Default Single Event Upset


    I am calculating Single Event Upset ratio of Cyclone V to check if it is within acceptable range. For this calculation, I need

    -SEE Cross Section(cm2/bit)
    -SEE Cross Section(cm2/device)

    parameters. Does anybody knows how to find them? I have reached some distributors which are of no help.

    Cyclone V part number is 5CGXFC7D6F31I7.


  2. #2
    Join Date
    Feb 2018
    Rep Power

    Default Re: Single Event Upset

    Hi Alper,
    Refer following links for the Single Event Upset ratio of Cyclone V,
    1. Check chapter "SEU Mitigation for Cyclone V Devices" from Cyclone V Device Handbook,

    Best Regards
    Vikas Jathar
    Intel Customer Support Engineering
    (Under Contract to Intel)

Similar Threads

  1. Multiple interrupts on single PIO input event
    By ashahid in forum General Software Forum
    Replies: 4
    Last Post: July 19th, 2015, 02:10 PM
  2. NO clock event, but signal changes anyway!
    By underwurlde in forum VHDL
    Replies: 14
    Last Post: July 3rd, 2014, 12:01 AM
  3. Single Event Upset
    By steve550 in forum General Altera Discussion
    Replies: 1
    Last Post: October 27th, 2011, 08:14 AM
  4. Event Control problem
    By novemer in forum Quartus II and EDA Tools Discussion
    Replies: 1
    Last Post: December 12th, 2010, 10:23 PM
  5. OSMutexPend - must not pend on any other event???
    By desslok75 in forum MicroC/OS-II Forum
    Replies: 0
    Last Post: December 18th, 2006, 07:50 PM

Tags for this Thread


Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts