Results 1 to 2 of 2

Thread: Compile error whilel using Quartus Prime

  1. #1
    Join Date
    May 2018
    Posts
    1
    Rep Power
    1

    Default Compile error whilel using Quartus Prime

    I am getting the following compile errors while compiling a project in quartus prime, as follows:
    Error (275029): Incorrect connector style at port "dataa[7..0]" for symbol "inst" of type mult

    Error (275029): Incorrect connector style at port "datab[7..0]" for symbol "inst" of type mult



    Error (12153): Can't elaborate top-level user hierarchy

    I tried changing to bus line, but it dint work. I also tried using a diagonal bus tool while drawing. That dint work either.

    Please help.
    Attached Images Attached Images

  2. #2
    Join Date
    May 2013
    Posts
    794
    Rep Power
    1

    Default Re: Compile error whilel using Quartus Prime

    You've got a single bit wire connecting from the datab input to what looks like the clock input on the ram instance. There's also a wire shorting between the clock and dataa inputs of mult.

    They're on the left edge of the mult instance so they are hard to see.

Similar Threads

  1. Quartus Prime FIR 2 IP tool initial error
    By rorroror in forum DSP Builder and DSP IPs
    Replies: 6
    Last Post: March 19th, 2018, 10:59 PM
  2. Quartus Prime Lite: Error in WHEN conditional
    By kirchnerandre in forum VHDL
    Replies: 3
    Last Post: March 8th, 2018, 10:29 AM
  3. Timing Simulation error in Quartus prime 16.1
    By rohitn in forum General Altera Discussion
    Replies: 1
    Last Post: December 4th, 2017, 11:18 PM
  4. Quartus Prime Programmer JTAG Error Codes
    By keith.mikoleit in forum Quartus II and EDA Tools Discussion
    Replies: 2
    Last Post: January 3rd, 2017, 09:59 AM
  5. Replies: 0
    Last Post: August 17th, 2016, 01:51 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •