Results 1 to 1 of 1

Thread: Access SDRAM in Altera DE2 Board

  1. #1
    Join Date
    May 2018
    Posts
    1
    Rep Power
    1

    Default Access SDRAM in Altera DE2 Board

    Hello,

    I am trying to setup a NIOS project and I would like to use the SDRAM on the board.
    Unfortunately, I seem to be unable to access the chip.
    When trying to store the software on the chip, I get the classical "Verify failed" error.
    I tried the memtest template and apparently, it fails right at the start with "Data bus test failed at bit 0x1".
    As far as I understand, this means that my SDRAM configuration is wrong.
    Unfortunately, I don't see where. I have a PLL ensuring that the SDRAM clock leads all other clocks and the pins are well configured.

    I attached my project to this post.

    Thanks in advance,
    Fofeu
    Attached Files Attached Files

Similar Threads

  1. MAX10m08 board SDRAM access example
    By NBRockY in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 2
    Last Post: October 20th, 2016, 03:26 PM
  2. Altera Stratix III and ALtera-Terasic HSMC Board: Access Audio ports
    By chinnmay.09 in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 0
    Last Post: March 21st, 2016, 05:40 AM
  3. DE0 SDRAM Access
    By jacki2ya in forum Development Kit Related
    Replies: 5
    Last Post: April 14th, 2012, 07:04 AM
  4. access to every address of SDRAM
    By magic_1366 in forum General Discussion Forum
    Replies: 6
    Last Post: February 6th, 2012, 06:39 AM
  5. Sdram access in HDL and Nios II
    By zwok in forum General Discussion Forum
    Replies: 13
    Last Post: April 6th, 2011, 02:59 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •