Results 1 to 2 of 2

Thread: Input Soft_LVDS

  1. #1
    Join Date
    Jun 2018
    Posts
    1
    Rep Power
    1

    Default Input Soft_LVDS

    Hi!
    Who knows how to connect differential LVDS inputs to ALTERA_SOFT_LVDS?
    Attached Images Attached Images

  2. #2
    Join Date
    Dec 2007
    Location
    Bochum Germany
    Posts
    6,343
    Rep Power
    1

    Default Re: Input Soft_LVDS

    Select differential pin pairs in 2.5V supplied bank, assign LVDS IO standard to the positive pins, the negative pins are assigned automatically

Similar Threads

  1. dedicated input clock I/O pin as regular input in Cyclone IV
    By Gauthier in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 2
    Last Post: July 30th, 2015, 03:45 AM
  2. Replies: 1
    Last Post: December 2nd, 2012, 02:48 AM
  3. overflow in clocked video input (HD-SDI as input)
    By YUFU0511 in forum IP Discussion
    Replies: 4
    Last Post: September 21st, 2012, 12:34 AM
  4. MAX-II input b-scan cell capability lost with "Input tri-stated" unused pin setting
    By JarkkoS in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 1
    Last Post: August 13th, 2012, 05:14 AM
  5. Error: Input port must be driven by a non-inverted input pin or another PLL
    By a52581120 in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 3
    Last Post: December 14th, 2011, 06:30 PM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •