Results 1 to 1 of 1

Thread: Importance of set_input_delay

  1. #1
    Join Date
    Jul 2018
    Posts
    1
    Rep Power
    1

    Default Importance of set_input_delay

    Dear all,

    I'm trying to create a source synchronous input/output design, which gets/send data from/to a connected device with 32 bit interface bus.

    The manufactorer of the device provided for use with FPGA the following output delay command:

    Code:
    set_output_delay -add_delay -rise -max -clock [get_clocks {clk100}]  6.000 [get_ports {data*}]
    But I'm missing the input delay values. When I'm using the design for example to make a loopback with a 1024 byte datastream I do not get the correct data set back. In some cases it works, in other cases it doesnt work and one bit is set to zero instaed of being set to one. When I look at this failure run in signaltap then I can see, that the error happens when streaming the data over the interface into the fpga. The implemented fifo in fpga holds already a wrong value before reading it out.

    I suspect that input_delay has to be set correctly. I already read the time quest guide and now reading the Intel quartus prime timing analyzer cookbook but I do not get my head around finding the correct value for set_input_delay.

    The manufactorer gave this information according to setup and hold times, see attachment 1.

    I now want to set_input_delay with formular accord to timing analyzer cookbook:

    Code:
    set_input_delay -clock virt_clk \ -max [expr $period - $tSU] \ [get_ports {data_in[*]}]
    and

    Code:
    set_input_delay -clock virt_clk \ -min $tH \ [get_ports {data_in[*]}]
    But I'm not sure what tsu and th is in the provided diagramm.
    The manufactorer provided even a diagram for output data to interface, see attachment 2. Even here I do not quite understand why for set_output_delay 6 ns is set.

    Can you provide me an insight? The clk is created in fpga and output via ddr. FPGA is Altera Cyclone V.
    What exactly happens when I set these delays? Does the fpga create logic to delay these signals?
    Attached Images Attached Images
    Last edited by PeterB; July 5th, 2018 at 11:27 PM.

Similar Threads

  1. What is the importance of MAX II CPLD in the Cyclone III FPGA development board?
    By sriram7 in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 4
    Last Post: May 29th, 2015, 03:11 AM
  2. Karnaugh map importance!
    By Alex639 in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 5
    Last Post: March 19th, 2012, 12:04 PM
  3. Importance of Impedance Matching
    By jmitts in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 10
    Last Post: September 16th, 2008, 11:27 AM
  4. question about set_input_delay
    By David_Cai in forum Quartus II and EDA Tools Discussion
    Replies: 2
    Last Post: January 24th, 2008, 04:20 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •