Results 1 to 3 of 3

Thread: Cannot connect PLL to internal signal in Cyclone IV

  1. #1
    Join Date
    Feb 2017
    Posts
    9
    Rep Power
    1

    Unhappy Cannot connect PLL to internal signal in Cyclone IV

    Hello Everyone,
    I am trying to place a PLL macro after a frequency synthesizer in a Cyclone IV FPGA and it looks like this is not possible. As a workaround I had to route the synthesizer output to a I/O pin, create a jumper on the PCB and then brought it back to the FPGA through another I/O pin and only like this I could route it to a PLL macro. My circuit works well like this but I was wondering if anyone knows of a way to connect the PLL macro directly to the internal signal of the frequency synthesizer without going out of the FPGA and back in.
    Regards,
    Cosmin

  2. #2
    Join Date
    Dec 2007
    Location
    Bochum Germany
    Posts
    6,363
    Rep Power
    1

    Default Re: Cannot connect PLL to internal signal in Cyclone IV

    What is the "frequency synthesizer"? A programmable divider implemented in LEs? That's in fact not supported. Cascading PLLs is basically possible, but logic generated clocks as PLL input isn't.

  3. #3
    Join Date
    Feb 2017
    Posts
    9
    Rep Power
    1

    Question Re: Cannot connect PLL to internal signal in Cyclone IV

    Hi FvM, thank you for the reply. Yes, my synthesizer uses logic generated clocks. So I understand that it is not possible to route the output of my synthesizer to a PLL input. I am trying to port a design from Xilinx FPGAs to Altera/Intel, and Cyclone IV was my first try. All Xilinx FPGAs that I've tried so far (Spartan 3, 3A, 3E, 6, and Zynq) allow me to connect the logic generated synthesizer output clock to a PLL so I am surprised to learn that Cyclone IV does not allow this connection.

    Is this limitation only for Cyclone IV or for all Altera/Intel FPGAs?

    Regards,
    Cosmin
    Last edited by cosmin; July 12th, 2018 at 07:47 AM.

Similar Threads

  1. nios output can connect to internal fpga bus???
    By nisu in forum Nios II C-to-Hardware Acceleration
    Replies: 1
    Last Post: February 28th, 2014, 08:16 AM
  2. Connect several ALTPLL on a input port signal
    By CORONAPAS in forum General Altera Discussion
    Replies: 2
    Last Post: October 15th, 2012, 08:23 AM
  3. Cannot connect to Stratix IV signal integrity dev kit
    By xrfreedom in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 5
    Last Post: April 12th, 2012, 07:52 AM
  4. Association internal signal - internal pin?
    By baghiero83 in forum Quartus II and EDA Tools Discussion
    Replies: 1
    Last Post: July 1st, 2009, 05:21 AM
  5. Connect DE kit to TTL signal
    By eciropot in forum Development Kit Related
    Replies: 1
    Last Post: May 30th, 2009, 01:33 AM

Tags for this Thread

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •