Results 1 to 3 of 3

Thread: PCIE to DDR4

  1. #1
    Join Date
    Jan 2018
    Posts
    47
    Rep Power
    1

    Default PCIE to DDR4

    I have follow PCIE DMA Access to External Memory reference design,
    I program sof file to FPGA, and reboot.

    I can see device through PCIE by "lspci | grep Altera",
    however, every time I try to transport data from host to DDR, my computer crashed.

    can anyone tell me what's going on?
    Last edited by aazz44ss; July 13th, 2018 at 05:47 AM.

  2. #2
    Join Date
    Jan 2018
    Posts
    47
    Rep Power
    1

    Default Re: PCIE to DDR4

    I want to know if parameters in EMIF was wrong, will cause computer crash?
    or just get wrong data when transport to DDR? or lower bandwidth?

  3. #3
    Join Date
    Apr 2018
    Posts
    22
    Rep Power
    1

    Default Re: PCIE to DDR4

    Quote Originally Posted by aazz44ss View Post
    I want to know if parameters in EMIF was wrong, will cause computer crash?
    or just get wrong data when transport to DDR? or lower bandwidth?
    I hope, By this time you might have fixed it. if yes, can you mention what went wrong ??

    Its happened previously with ourselves as well. what i did was, instead of doing "start DMA" first time, i will disable one option either read dma or write dma and then i will select start dma then it works fine and displays data transfer time. Later , the code was entirely modified and able to send our algo data into ddr3.

Similar Threads

  1. DDR4 connection to Arria10
    By kstk in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 1
    Last Post: May 22nd, 2018, 11:02 AM
  2. Nios II Interface with DDR4
    By mounika_altera in forum General Discussion Forum
    Replies: 3
    Last Post: May 10th, 2018, 11:52 PM
  3. HPS Freeze when Writing DDR4
    By limshutian in forum Development Kit Related
    Replies: 0
    Last Post: September 29th, 2017, 09:02 AM
  4. Ddr4 vref
    By mateusz@us4us.eu in forum General Altera Discussion
    Replies: 3
    Last Post: August 23rd, 2017, 05:12 AM
  5. Whether the IO for DDR4 can be used as GPIO?
    By blacklancer in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 1
    Last Post: October 2nd, 2016, 09:51 PM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •