Page 1 of 203 1231151101 ... LastLast
Threads 1 to 30 of 6063

Forum: FPGA, Hardcopy, and CPLD Discussion

A place to discuss topics related to Altera's FPGA, CPLD, Hardcopy, and transceiver products (e.g. MAX, Stratix , Cyclone , GX, Hardcopy)

  1. MAX10 and Flash Update module

    Started by john7, April 2nd, 2018 09:49 PM
    • Replies: 8
    • Views: 475
    Today, 08:48 AM Go to last post
  2. Timequest constraints for a dynamically phase-shifted PLL

    Started by eh291, April 13th, 2018 03:20 PM
    phase-shift, pll, timequest
    • Replies: 6
    • Views: 340
    Today, 08:23 AM Go to last post
  3. Hot-Socketing Arria10 transceiver GX

    Started by kstk, April 17th, 2018 02:21 AM
    • Replies: 3
    • Views: 186
    Today, 07:55 AM Go to last post
  4. SPI ram and Nios on FPGA MAX10

    Started by perryiavo, October 20th, 2017 01:59 AM
    max10, nios, ram, spi, spi ram
    • Replies: 5
    • Views: 1,442
    Today, 07:12 AM Go to last post
    • Replies: 5
    • Views: 162
    Today, 03:35 AM Go to last post
  5. true dual port == 2 x M20Ks

    Started by systom, April 19th, 2018 08:08 PM
    • Replies: 7
    • Views: 224
    Yesterday, 12:11 AM Go to last post
  6. Multiple connections to USB Blaster

    Started by uivil, April 20th, 2018 08:55 PM
    connections, cycloneii, signal tap, usb blaster
    • Replies: 3
    • Views: 167
    April 21st, 2018, 07:05 PM Go to last post
    • Replies: 1
    • Views: 158
    April 21st, 2018, 08:22 AM Go to last post
  7. Using NIOS with CvP

    Started by bzuiss, April 20th, 2018 09:27 AM
    • Replies: 0
    • Views: 122
    April 20th, 2018, 09:27 AM Go to last post
  8. FPGA Project_ Altera Cyclone IV EP4CE6E22C8N

    Started by thanhphuc95, April 20th, 2018 07:24 AM
    • Replies: 0
    • Views: 26
    April 20th, 2018, 07:24 AM Go to last post
  9. Stratix 10 timing analysis

    Started by AndyN, April 19th, 2018 03:30 PM
    stratix, timequest
    • Replies: 0
    • Views: 115
    April 19th, 2018, 03:30 PM Go to last post
  10. MAX10 ADC TSD offset - IO bank 8 voltage?

    Started by tnj195, April 18th, 2018 07:19 AM
    adc, max10, tsd
    • Replies: 2
    • Views: 133
    April 19th, 2018, 12:26 AM Go to last post
  11. FPGA floorplan diagrams

    Started by lefty, April 17th, 2018 08:31 AM
    • Replies: 2
    • Views: 145
    April 17th, 2018, 10:17 AM Go to last post
  12. Export to MOS netlist?

    Started by greglang, April 17th, 2018 03:11 AM
    • Replies: 0
    • Views: 115
    April 17th, 2018, 03:11 AM Go to last post
  13. Max v cpld programming

    Started by harry_blues, April 10th, 2018 09:44 PM
    #cpld, #maxv, #programming, #remote
    • Replies: 1
    • Views: 216
    April 16th, 2018, 10:36 PM Go to last post
    • Replies: 2
    • Views: 273
    April 16th, 2018, 01:13 AM Go to last post
  14. Cyclone IV E, transferring data using serial port

    Started by lukkio, April 1st, 2018 08:55 AM
    2 Pages
    1 2
    • Replies: 18
    • Views: 812
    April 15th, 2018, 03:19 PM Go to last post
  15. In Max II CPLD what is the content of UFM on power up?

    Started by chenbrlv, April 15th, 2018 12:22 AM
    cpld, max ii, ufm
    • Replies: 1
    • Views: 155
    April 15th, 2018, 02:14 AM Go to last post
  16. MAX 10 vs MAX II dynamic power consumption

    Started by Nownuri, April 14th, 2018 08:25 AM
    power
    • Replies: 1
    • Views: 173
    April 14th, 2018, 08:36 AM Go to last post
  17. Implicit MUX selector not drawn?

    Started by greglang, April 14th, 2018 07:17 AM
    • Replies: 1
    • Views: 150
    April 14th, 2018, 08:26 AM Go to last post
  18. Triple Speed Ethernet using DE2-115

    Started by elvissangwa, March 26th, 2018 02:08 PM
    • Replies: 3
    • Views: 423
    April 12th, 2018, 10:10 PM Go to last post
    • Replies: 0
    • Views: 142
    April 12th, 2018, 04:15 PM Go to last post
  19. Question Setting up PCIe Connection Cyclone V

    Started by milleral, April 12th, 2018 02:23 PM
    cyclone v, fpga, pcie
    • Replies: 0
    • Views: 162
    April 12th, 2018, 02:23 PM Go to last post
  20. EyeQ signal measurements

    Started by elisey, April 12th, 2018 06:27 AM
    • Replies: 0
    • Views: 182
    April 12th, 2018, 06:27 AM Go to last post
  21. Unable to generate/find .elf file in NIOS ?

    Started by Saras015, April 12th, 2018 03:12 AM
    • Replies: 1
    • Views: 190
    April 12th, 2018, 04:33 AM Go to last post
    • Replies: 5
    • Views: 524
    April 11th, 2018, 11:44 PM Go to last post
  22. Max 10 + Quartus Prime Pro Edition

    Started by farzin, April 10th, 2018 12:01 PM
    • Replies: 2
    • Views: 269
    April 11th, 2018, 12:42 AM Go to last post
  23. Program cpld max v using ftdi ft4232

    Started by priyal, April 9th, 2018 09:54 PM
    #cpld, #ftdi, #programming, #usbblaster
    • Replies: 5
    • Views: 310
    April 10th, 2018, 09:13 PM Go to last post
  24. CPLD programming using embedded microprocessor

    Started by priyal, April 10th, 2018 01:21 AM
    #cpld, #jtag, #maxv, #programming
    • Replies: 1
    • Views: 201
    April 10th, 2018, 09:54 AM Go to last post
  25. Jam stapl player

    Started by harry_blues, April 10th, 2018 02:18 AM
    #cpld, #jam, #maxv, #programming, #stapl
    • Replies: 1
    • Views: 204
    April 10th, 2018, 03:59 AM Go to last post

Thread Display Options

Use this control to limit the display of threads to those newer than the specified time frame.

Allows you to choose the data by which the thread list will be sorted.

Order threads in...

Note: when sorting by date, 'descending order' will show the newest results first.

Icon Legend

Contains unread posts
Contains unread posts
Contains no unread posts
Contains no unread posts
More than 15 replies or 150 views
Hot thread with unread posts
More than 15 replies or 150 views
Hot thread with no unread posts
Closed Thread
Thread is closed
Thread Contains a Message Written By You
You have posted in this thread

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •