Page 1 of 206 1231151101 ... LastLast
Threads 1 to 30 of 6160

Forum: FPGA, Hardcopy, and CPLD Discussion

A place to discuss topics related to Altera's FPGA, CPLD, Hardcopy, and transceiver products (e.g. MAX, Stratix , Cyclone , GX, Hardcopy)

  1. Maximum inputs per LAB

    Started by eugenek, Today 03:18 AM
    • Replies: 7
    • Views: 63
    Today, 02:42 PM Go to last post
  2. Data Transfer from FPGA-to-HPS

    Started by andrew44, June 12th, 2018 11:54 AM
    2 Pages
    1 2
    • Replies: 14
    • Views: 612
    Today, 02:05 PM Go to last post
  3. How to design ALM for Aria 10?

    Started by g_tushar, June 18th, 2018 04:26 PM
    alm, multiplexer, verilog
    • Replies: 1
    • Views: 150
    Today, 11:51 AM Go to last post
  4. PFL can not program my FLASH

    Started by xinbingma, May 17th, 2014 08:57 PM
    pfl
    • Replies: 1
    • Views: 14,364
    Today, 11:18 AM Go to last post
  5. HMC pins in the CycloneV

    Started by serg1976, Today 10:06 AM
    • Replies: 0
    • Views: 32
    Today, 10:06 AM Go to last post
  6. About path delay in my FPGA

    Started by pan307398668, June 18th, 2018 07:38 PM
    path delay
    • Replies: 2
    • Views: 153
    Today, 03:39 AM Go to last post
  7. nStatus held low Cyclone IV EP4CE6E22

    Started by Labo_elec, June 18th, 2018 12:24 AM
    • Replies: 3
    • Views: 191
    Today, 03:19 AM Go to last post
  8. Post sdo file not generated in altera

    Started by shyamk, Today 02:46 AM
    • Replies: 0
    • Views: 38
    Today, 02:46 AM Go to last post
  9. cyglone 5 gt interface for ads5263

    Started by thieulam, June 15th, 2016 02:28 AM
    • Replies: 4
    • Views: 1,301
    Today, 12:53 AM Go to last post
  10. Spectrum analyzer

    Started by espanyola, June 16th, 2018 05:42 AM
    • Replies: 1
    • Views: 186
    Yesterday, 05:55 PM Go to last post
    • Replies: 0
    • Views: 69
    Yesterday, 05:21 PM Go to last post
    • Replies: 0
    • Views: 93
    Yesterday, 10:30 AM Go to last post
    • Replies: 7
    • Views: 333
    Yesterday, 06:05 AM Go to last post
  11. Interface SD Card through GPIO on DE0-Nano

    Started by macoskey, June 15th, 2018 12:24 PM
    cyclone iv, de0-nano, raspberry pi, sd card
    • Replies: 3
    • Views: 227
    Yesterday, 05:01 AM Go to last post
    • Replies: 1
    • Views: 150
    Yesterday, 04:01 AM Go to last post
  12. EPCS4SI8N bonding diagram

    Started by smithhk, Yesterday 01:19 AM
    • Replies: 0
    • Views: 107
    Yesterday, 01:19 AM Go to last post
  13. Problem with Max 10 I've never seen before

    Started by ddavidd, June 18th, 2018 03:37 PM
    • Replies: 1
    • Views: 133
    June 18th, 2018, 05:22 PM Go to last post
  14. Cyclone IV EP4CE10E22 circuit examples

    Started by clros, June 17th, 2018 04:55 AM
    • Replies: 1
    • Views: 177
    June 18th, 2018, 09:13 AM Go to last post
  15. max10 - external reset

    Started by Mux, June 17th, 2018 09:39 PM
    max10 reset
    • Replies: 0
    • Views: 122
    June 17th, 2018, 09:39 PM Go to last post
  16. Implementing a Large RAM on Cyclone II - is it possible?

    Started by dan11, June 16th, 2018 01:07 PM
    cyclone ii; ram
    • Replies: 4
    • Views: 215
    June 17th, 2018, 02:03 PM Go to last post
  17. Cyclone IV FPGA (EP4CE10E22) circuit

    Started by clros, June 17th, 2018 05:17 AM
    • Replies: 0
    • Views: 183
    June 17th, 2018, 05:17 AM Go to last post
  18. Max10 Jtag pins as Differential I/O.

    Started by Kozha, June 10th, 2018 12:36 AM
    • Replies: 4
    • Views: 374
    June 17th, 2018, 04:46 AM Go to last post
  19. 5AGXFB3H4F35C5NES device support

    Started by PonyoWoo, June 15th, 2018 08:53 AM
    arria v, arria v gx, arria v gx starter kit, device support
    • Replies: 1
    • Views: 177
    June 16th, 2018, 06:09 PM Go to last post
    • Replies: 1
    • Views: 201
    June 15th, 2018, 06:44 AM Go to last post
  20. Max v cpld programming

    Started by harry_blues, April 10th, 2018 09:44 PM
    #cpld, #maxv, #programming, #remote
    • Replies: 3
    • Views: 1,655
    June 14th, 2018, 07:14 AM Go to last post
  21. MAX-10 FPGA, Voltage level on PLL_CLKOUT pins

    Started by Vadim_GMI, June 14th, 2018 12:41 AM
    i/o, max10, pll, voltage level
    • Replies: 2
    • Views: 193
    June 14th, 2018, 03:27 AM Go to last post
  22. Question MAX-10: IP core for UFM

    Started by SMS, June 10th, 2018 11:50 PM
    • Replies: 9
    • Views: 384
    June 13th, 2018, 10:30 PM Go to last post
  23. Can I configure Cyclone V GT from Parallel Flash?

    Started by shy@navatek.com, June 13th, 2018 08:46 PM
    • Replies: 0
    • Views: 149
    June 13th, 2018, 08:46 PM Go to last post
  24. Timing failure on internal paths

    Started by mohsinele83, June 8th, 2018 03:12 AM
    • Replies: 4
    • Views: 349
    June 13th, 2018, 03:01 AM Go to last post
  25. Strange PLL Clock causing me failing paths in cyc V design

    Started by Hendrik2k1, June 4th, 2018 04:32 AM
    2 Pages
    1 2
    • Replies: 13
    • Views: 775
    June 13th, 2018, 02:46 AM Go to last post

Thread Display Options

Use this control to limit the display of threads to those newer than the specified time frame.

Allows you to choose the data by which the thread list will be sorted.

Order threads in...

Note: when sorting by date, 'descending order' will show the newest results first.

Icon Legend

Contains unread posts
Contains unread posts
Contains no unread posts
Contains no unread posts
More than 15 replies or 150 views
Hot thread with unread posts
More than 15 replies or 150 views
Hot thread with no unread posts
Closed Thread
Thread is closed
Thread Contains a Message Written By You
You have posted in this thread

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •