Page 1 of 302 1231151101 ... LastLast
Threads 1 to 30 of 9045

Forum: Quartus II and EDA Tools Discussion

A place to discuss topics related to Altera's development tool as well as 3rd Party EDA tools for synthesis and simulation

  1. Configuring Arria V using MAX II and flash

    Started by RSK007, Today 11:10 AM
    arria v, pfl
    • Replies: 0
    • Views: 24
    Today, 11:10 AM Go to last post
    • Replies: 0
    • Views: 36
    Today, 08:52 AM Go to last post
    • Replies: 1
    • Views: 71
    Today, 07:30 AM Go to last post
    • Replies: 2
    • Views: 391
    Yesterday, 11:14 PM Go to last post
    • Replies: 3
    • Views: 206
    Yesterday, 07:33 PM Go to last post
  2. QII 17.1 tristate controller IRQ -1 problem

    Started by Alditech, Yesterday 01:06 AM
    • Replies: 0
    • Views: 128
    Yesterday, 01:06 AM Go to last post
    • Replies: 3
    • Views: 206
    June 18th, 2018, 11:17 AM Go to last post
    • Replies: 0
    • Views: 135
    June 18th, 2018, 01:31 AM Go to last post
  3. Post Encryptd altera library mapped Empty

    Started by shyamk, June 17th, 2018 11:56 PM
    • Replies: 0
    • Views: 119
    June 17th, 2018, 11:56 PM Go to last post
  4. Simulating Cyclone V altera_hps with ModelSim

    Started by eugenek, June 15th, 2018 02:42 AM
    • Replies: 1
    • Views: 162
    June 16th, 2018, 02:42 PM Go to last post
  5. Quartus Editing Features - Find in Files & Find by Reference

    Started by erim, June 15th, 2018 02:14 PM
    • Replies: 1
    • Views: 170
    June 15th, 2018, 10:36 PM Go to last post
  6. Exclamation Win10 crashes with USB Blaster - any patch available?

    Started by ELI_DVTEK, June 15th, 2018 09:09 AM
    blaster;crash;windows
    • Replies: 0
    • Views: 127
    June 15th, 2018, 09:09 AM Go to last post
  7. SDC File rules for Synchronizers

    Started by aghoras, June 14th, 2018 04:18 PM
    synchronizer timing
    • Replies: 8
    • Views: 270
    June 15th, 2018, 07:09 AM Go to last post
  8. Question Cyclone 10 LP sof2flash unrecognized device family

    Started by bischoef, March 7th, 2018 05:20 AM
    • Replies: 2
    • Views: 633
    June 15th, 2018, 06:10 AM Go to last post
  9. Question SignalTap problem with SoCFPGA configured by HPS

    Started by settem, June 15th, 2018 02:52 AM
    bug, rbf, signaltapii, soc-fpga, u-boot
    • Replies: 2
    • Views: 159
    June 15th, 2018, 04:34 AM Go to last post
  10. Serdes fitter placement ERROR in Quartus II 17.1

    Started by lx@asmpt, June 15th, 2018 12:55 AM
    quartus 17.1, serdes placement error
    • Replies: 0
    • Views: 151
    June 15th, 2018, 12:55 AM Go to last post
  11. Source Synchronous Interface Input and Output Delays

    Started by grsharath, June 13th, 2018 01:26 PM
    • Replies: 1
    • Views: 203
    June 14th, 2018, 01:26 PM Go to last post
  12. Problems trying to configure three FPGAS using the EPC16

    Started by afsaez, June 14th, 2018 08:13 AM
    • Replies: 0
    • Views: 164
    June 14th, 2018, 08:13 AM Go to last post
  13. How do I use N25Q512 Quad-SPI Flash, instead of ECPQ512?

    Started by NicholasLee, January 8th, 2016 02:43 PM
    3 Pages
    1 2 3
    • Replies: 29
    • Views: 15,054
    June 13th, 2018, 11:54 PM Go to last post
    • Replies: 0
    • Views: 146
    June 13th, 2018, 07:01 PM Go to last post
    • Replies: 0
    • Views: 169
    June 13th, 2018, 11:20 AM Go to last post
  14. Exclamation Quartus Prime 16.1: Cannot Edit PCIe BAR widths!!

    Started by ajmills, February 11th, 2017 04:47 AM
    • Replies: 2
    • Views: 1,341
    June 13th, 2018, 10:09 AM Go to last post
    • Replies: 1
    • Views: 217
    June 13th, 2018, 03:31 AM Go to last post
  15. Compile error whilel using Quartus Prime

    Started by savitha muthanna, May 15th, 2018 06:49 AM
    • Replies: 7
    • Views: 614
    June 13th, 2018, 02:49 AM Go to last post
  16. modelsim does not generate clock signal

    Started by ivushka, June 5th, 2018 10:40 PM
    2 Pages
    1 2
    • Replies: 11
    • Views: 755
    June 13th, 2018, 01:33 AM Go to last post
  17. TimeQuest: constraining inout ports

    Started by mfro, June 11th, 2018 07:35 AM
    • Replies: 1
    • Views: 207
    June 12th, 2018, 09:27 PM Go to last post
    • Replies: 4
    • Views: 316
    June 12th, 2018, 02:13 PM Go to last post
  18. Using relative include path with NativeLink?

    Started by fhw72, January 8th, 2018 06:28 AM
    • Replies: 1
    • Views: 552
    June 12th, 2018, 04:38 AM Go to last post
    • Replies: 2
    • Views: 1,798
    June 11th, 2018, 07:21 AM Go to last post
    • Replies: 4
    • Views: 405
    June 11th, 2018, 03:52 AM Go to last post

Thread Display Options

Use this control to limit the display of threads to those newer than the specified time frame.

Allows you to choose the data by which the thread list will be sorted.

Order threads in...

Note: when sorting by date, 'descending order' will show the newest results first.

Icon Legend

Contains unread posts
Contains unread posts
Contains no unread posts
Contains no unread posts
More than 15 replies or 150 views
Hot thread with unread posts
More than 15 replies or 150 views
Hot thread with no unread posts
Closed Thread
Thread is closed
Thread Contains a Message Written By You
You have posted in this thread

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •