Results 1 to 2 of 2

Thread: issue with avalon streaming witdth convertion

  1. #1
    Join Date
    Mar 2017
    Posts
    1
    Rep Power
    1

    Red face issue with avalon streaming witdth convertion

    hi, everyone!
    I am new to FPGA and NIOS
    I was trying to capture frame from the vip test pattern generator and write to sdram using SGDMA. But the data came from the test pattern generator was 24bit(R G and SGDMA only support 8bit 16 bit 32bit and 64bit. So I tried to convert the RGB data to RGB0 by simply put extra 8bit 00000000.
    I wrote something like those in verilog and created my component:

    assign data_out = {data_in,8b'0};
    assign ready_out=ready_in;
    assign valid_out=valid_in;
    assign sop_out=sop_in;
    assign eop_out=eop_in;

    It seemed that I lost 8 bits data(which I am not sure. It coult R or B, since the data I read from the sdram was like 0x xxxx0000)
    I was wondering how could it happened and what I suppose to do.Like how can write the verilog or what can I do to convert the avalon streaming width from 24bit to 32bit. I am just newbie, it will be very nice that some of you can give some advice.
    I wish all of you have a nice day !

  2. #2
    Join Date
    Aug 2004
    Location
    Texas Y'all
    Posts
    2,350
    Rep Power
    1

    Default Re: issue with avalon streaming witdth convertion

    That RTL looks fine to me, I would check the logic that is driving data_in to make sure the issue isn't occuring before data arrives to your block. Look for warning messages in the compilation console at the bottom of Quartus for things like unconnected nets, stuck bits, etc...

Similar Threads

  1. Avalon Streaming simple example
    By aidin62 in forum General Altera Discussion
    Replies: 14
    Last Post: July 12th, 2017, 11:30 AM
  2. BIN/HEX to POF Convertion
    By mtx-electronics in forum General Altera Discussion
    Replies: 1
    Last Post: October 12th, 2016, 04:12 AM
  3. Avalon Streaming to UDP Offload example
    By blazin912 in forum IP Discussion
    Replies: 2
    Last Post: November 12th, 2014, 02:31 AM
  4. Avalon Streaming Interface with FIR
    By konrad in forum IP Discussion
    Replies: 3
    Last Post: May 9th, 2013, 01:32 AM
  5. Diff btw Avalon STreaming and Avalon Memory mapped
    By vengadeshkumar in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 1
    Last Post: March 30th, 2010, 08:26 AM

Tags for this Thread

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •