Results 1 to 4 of 4

Thread: generating matrix multiplication IP core

  1. #1
    Join Date
    Apr 2017
    Posts
    7
    Rep Power
    1

    Default generating matrix multiplication IP core

    Hi,
    when I generated the matrix multiplication IP core in Quartus 16.1, the system showed error information as follows.

    Info: Starting: Create HDL design files for synthesis
    Info: qsys-generate C:\intelFPGA\16.1\temp\multi.qsys --synthesis=VHDL --greybox --output-directory=C:\intelFPGA\16.1\temp\multi --family="Arria 10" --part=10AX115R3F40I2SGE2
    Progress: Loading temp/multi.qsys
    Progress: Reading input file
    Progress: Adding fp_matrix_mult_ii_0 [altera_fp_matrix_mult_ii 16.1]
    Progress: Parameterizing module fp_matrix_mult_ii_0
    Progress: Building connections
    Progress: Parameterizing connections
    Progress: Validating
    Progress: Done reading input file
    Info: multi: "Transforming system: multi"
    Info: multi: Running transform generation_view_transform
    Info: multi: Running transform generation_view_transform took 0.000s
    Info: fp_matrix_mult_ii_0: Running transform generation_view_transform
    Info: fp_matrix_mult_ii_0: Running transform generation_view_transform took 0.000s
    Info: multi: Running transform merlin_avalon_transform
    Info: multi: Running transform merlin_avalon_transform took 0.067s
    Info: multi: "Naming system components in system: multi"
    Info: multi: "Processing generation queue"
    Info: multi: "Generating: multi"
    Info: multi: "Generating: multi_altera_fp_matrix_mult_ii_161_k7waf2q"
    Info: fp_matrix_mult_ii_0: C:/intelfpga/16.1/quartus/../hls/bin/internal_matrixmult_helper --fp-relaxed -march=altera --RTL-only -o matrix_mult --device {Arria 10} --clang-arg -generate-altera-ip -I. C:/intelfpga/16.1/ip/altera/dsp/altera_fp_matrix_mult_ii/matrix_mult.cpp
    Error: fp_matrix_mult_ii_0: IP geneneration failed at file discovery, please tell Altera
    Error: couldn't open "C:/Users/tan/AppData/Local/Temp/alt7266_5283635077998688715.dir/0001_fp_matrix_mult_ii_0_gen//matrix_mult.prj/components/altera_fp_matrixmult/altera_fp_matrixmult_internal_hw.tcl": no such file or directory
    while executing "discover_files $proxy_file_set $tmp_dir" (procedure "generate_all" line 15) invoked from within "generate_all $output_name QUARTUS_SYNTH" (procedure "generate_quartus_synth" line 2) invoked from within "generate_quartus_synth multi_altera_fp_matrix_mult_ii_161_k7waf2q"

    I checked the directory C:/Users/tan/AppData/Local/Temp/alt7266_5283635077998688715.dir/0001_fp_matrix_mult_ii_0_gen, and found that it is empty.

    The system environment is Windows 10 professional + Quartus 16.1, and I tried the device on Arria 10 and Stratix V. The errors were same. Could you give me some comments to solve this problem.

    Thanks a lot

    Tan

  2. #2
    Join Date
    Dec 2007
    Location
    Bochum Germany
    Posts
    6,123
    Rep Power
    1

    Default Re: generating matrix multiplication IP core

    I would try with a project directory in user space. Windows might have remapped files because the Quartus directory has restricted access.

  3. #3
    Join Date
    Apr 2017
    Posts
    7
    Rep Power
    1

    Default Re: generating matrix multiplication IP core

    Hi, FvM,

    Thanks for your reply. I also generated the IP in the Linux environment. The errors are same.

  4. #4
    Join Date
    Apr 2017
    Posts
    1
    Rep Power
    1

    Default Re: generating matrix multiplication IP core

    Windows might have remapped files because the Quartus directory has restricted access.

Similar Threads

  1. OpenCL Matrix Multiplication
    By ishan.dalal in forum OpenCL
    Replies: 0
    Last Post: December 16th, 2015, 08:18 AM
  2. Matrix Multiplication Algorithm
    By muhammadusman0317 in forum General Altera Discussion
    Replies: 4
    Last Post: May 13th, 2015, 03:27 PM
  3. Matrix Multiplication optimization
    By muhammadusman0317 in forum General Altera Discussion
    Replies: 13
    Last Post: May 8th, 2015, 09:33 PM
  4. matrix multiplication using verilog
    By tnprabakar in forum Verilog and System Verilog
    Replies: 2
    Last Post: October 22nd, 2014, 10:47 AM
  5. Floating Point Matrix Multiplication
    By victor401 in forum IP Discussion
    Replies: 18
    Last Post: January 23rd, 2011, 08:18 PM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •