Results 1 to 4 of 4

Thread: DE0-Nano-SoC Kit, Route ETH pins to FPGA?

  1. #1
    Join Date
    Oct 2016
    Posts
    5
    Rep Power
    1

    Question DE0-Nano-SoC Kit, Route ETH pins to FPGA?

    Hello,

    Regarding Terasoc's product, http://www.terasic.com.tw/cgi-bin/pa...English&No=941

    I'm considering making a tiny little thing where Ethernet/UDP communication is time-critical, handled by the FPGA and not the HPS component.
    The DE0-Nano-SoC looks ideal, except I really dont need the ARM CPU...

    Does anyone know if the board supports routing the ENET pins to the FPGA directly?


    Grateful for any feedback on this, guys


    With Best Regards,
    Stride

  2. #2
    Join Date
    Oct 2016
    Posts
    5
    Rep Power
    1

    Default Re: DE0-Nano-SoC Kit, Route ETH pins to FPGA?

    An update from Terasic support:

    Thank you for your e-mail.

    The ENTH pins are connected to ARM CPU pins, I am afraid it is impossible to modify the ENTH pins connection directly to the FPGA.

    Free to contact us if you have any other question.



    Hm, not cool

  3. #3
    Join Date
    Sep 2016
    Posts
    229
    Rep Power
    1

    Default Re: DE0-Nano-SoC Kit, Route ETH pins to FPGA?

    Since you don't require the ARM core, perhaps the DE2-115 is better suited for your needs?
    http://www.terasic.com.tw/cgi-bin/pa...o=502&PartNo=2

  4. #4
    Join Date
    Oct 2016
    Posts
    5
    Rep Power
    1

    Default Re: DE0-Nano-SoC Kit, Route ETH pins to FPGA?

    Quote Originally Posted by sunshine View Post
    Since you don't require the ARM core, perhaps the DE2-115 is better suited for your needs?
    http://www.terasic.com.tw/cgi-bin/pa...o=502&PartNo=2
    Thanks, I actually have one!

    It's a bit of an overkill for the solution tho.
    Basically I want to make a "no cpu" wirespeed UDP TX/RX chain for NTP, then feed "zero latency/jitter" data from a GPS.

    That tiny little DE0 device was almost perfect. Except for adding the HTS, CPU logic and the latence from it...

    Oh well.

    /Stride

Similar Threads

  1. DE0 Nano problems getting pins to work
    By radardoug in forum Development Kit Related
    Replies: 3
    Last Post: April 23rd, 2017, 03:36 AM
  2. Cyclone FPGA and DQ pins vs general purpose IO pins any HW difference?
    By Miyuki in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 3
    Last Post: January 29th, 2017, 07:15 AM
  3. Route HPS UART pins to FPGA pins DE0 nano SoC
    By daniel45675 in forum SoC Device Discussion
    Replies: 5
    Last Post: October 10th, 2016, 05:23 PM
  4. Configure GPIO pins on DE0-Nano for I2C
    By RMTracy in forum General Altera Discussion
    Replies: 1
    Last Post: August 11th, 2015, 01:58 AM
  5. Connecting Problem of UniPHY DDR2 Megawizard Pins to FPGA Pins
    By ilghiz in forum Quartus II and EDA Tools Discussion
    Replies: 2
    Last Post: February 15th, 2014, 12:20 PM

Tags for this Thread

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •