Results 1 to 3 of 3

Thread: Help with Verilog structure

  1. #1
    Join Date
    Jul 2017
    Posts
    1
    Rep Power
    1

    Default Help with Verilog structure

    Pardon the simple questions from a Verilog newcomer.

    I have three modules in a file. Compiles under Quartus OK. Load onto a Max V dev board and only the module designated as "Top" functions. Change "Top" to another module and it works however previous top does not. It seems only one "top" is allowed in Quartus.

    Verbiage on the web is muddy. Many online examples make no mention of a "top" module. I do not need multiple instantiates of any module.
    1. Should three modules compile and function without each having a declarative "top"module?
    2. If so how can each module be designated as a "top" in Quartus or at least be included in the output?


    Thanks in advance.

  2. #2
    Tricky is offline Moderator **Forum Master**
    Join Date
    Oct 2008
    Posts
    5,766
    Rep Power
    1

    Default Re: Help with Verilog structure

    1. The "top" module concept is something that quartus needs, and make sense if you think about it. Consider your design as a PCB. If you have 3 chips, and not "top" PCB to put them on, they are not going to work, as they wont be connected to one another. So Quartus needs this top to build the design.
    2. Write a new top level file that includes all 3.

  3. #3
    Join Date
    Dec 2009
    Location
    USA
    Posts
    368
    Rep Power
    1

    Default Re: Help with Verilog structure

    Unless you're building libraries or something it's always best practice to have one module per file and have the file name match the module name. Then, as Tricky said, create a new top-level file that instantiates and interconnects the three sub-modules and declare that as the top-level module in Quartus.

Similar Threads

  1. NIOS II Structure Casting w/ Opt. (-O3)
    By mclark in forum General Software Forum
    Replies: 2
    Last Post: August 13th, 2014, 02:27 AM
  2. tree structure
    By eva in forum Verilog and System Verilog
    Replies: 2
    Last Post: March 16th, 2014, 04:08 AM
  3. Qsys Directory Structure
    By MARKD in forum Quartus II and EDA Tools Discussion
    Replies: 6
    Last Post: October 30th, 2013, 06:22 AM
  4. Filter iir trasposed structure
    By enrico.kikko in forum VHDL
    Replies: 17
    Last Post: April 11th, 2013, 02:08 PM
  5. clock structure?
    By templemark in forum General Altera Discussion
    Replies: 4
    Last Post: November 5th, 2010, 07:34 PM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •