Results 1 to 7 of 7

Thread: Sata/sas

  1. #1
    Join Date
    Sep 2016
    Posts
    10
    Rep Power
    1

    Question Sata/sas

    Hi all.
    My question is about the interface of SATA/SAS. I use megafunction Stratix V Transceiver Native PHY.


    I understand that the bus tx_parallel_data[63..0] is used as data bus and the utility bus signals. But unfortunately, I can't understand how divided the address space on the external drive.


    For example: I want to record 32-bit word at some address 0x10. What should I record in this case, on the bus tx_parallel_data[63..0]?


    Can anyone explain the principle of exchange of information with the external drive? Or give an example? I was looking at the V-Series Transceiver PHY IP Core User Guide, but the answer to my question is not found (https://www.altera.com/en_US/pdfs/li...user_guide.pdf).


    Thank you in advance.

    Regards, Andrey.
    Last edited by zHedgehoGz; September 1st, 2017 at 04:55 AM.

  2. #2
    Join Date
    Dec 2007
    Location
    Bochum Germany
    Posts
    6,185
    Rep Power
    1

    Default Re: Sata/sas

    If I understand right, you are asking about SATA protocol. That's beyond physical layer transceiver specifications. "Serial ATA Revision 3.0" is the present standard.

  3. #3
    Join Date
    Sep 2017
    Posts
    4
    Rep Power
    1

    Default Re: Sata/sas

    I have the same question, can anyone suggest one application note, if it exists, or something similar can help to design Sata protocol?

  4. #4
    Join Date
    Sep 2016
    Posts
    10
    Rep Power
    1

    Default Re: Sata/sas

    FvM,
    But if you look on megafunction.
    How to write data to avalon bus?
    Do I need to write control words on bus avalon?

  5. #5
    Join Date
    Sep 2016
    Posts
    10
    Rep Power
    1

    Lightbulb Re: Sata/sas

    gabrizio,

    If I understand correctly, it is a communications Protocol that SATA. Here is written at a low level bytes of instructions and data bytes.
    http://www.lttconn.com/res/lttconn/p...1170123066.pdf
    Last edited by zHedgehoGz; September 14th, 2017 at 05:30 AM.

  6. #6
    Join Date
    Sep 2017
    Posts
    4
    Rep Power
    1

    Default Re: Sata/sas

    Quote Originally Posted by zHedgehoGz View Post
    gabrizio,

    If I understand correctly, it is a communications Protocol that SATA. Here is written at a low level bytes of instructions and data bytes.
    http://www.lttconn.com/res/lttconn/p...1170123066.pdf
    Thank you zHedgehoGz, I will check the link you sent me.

  7. #7
    Join Date
    Sep 2016
    Posts
    10
    Rep Power
    1

    Default Re: Sata/sas

    Quote Originally Posted by gabrizio View Post
    Thank you zHedgehoGz, I will check the link you sent me.
    Write here if you reach the result please.

Similar Threads

  1. SATA Signature FIS not received
    By Angad Shah in forum IP Discussion
    Replies: 0
    Last Post: July 26th, 2014, 04:55 AM
  2. about the rx_signaldetect for sata
    By sbssdh in forum General Altera Discussion
    Replies: 0
    Last Post: October 15th, 2012, 12:31 AM
  3. Is it possible to DIY a SATA/USB/DDR controller
    By WaiSiangYeoh in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 5
    Last Post: December 19th, 2011, 03:17 PM
  4. SATA I/F on a stratix II
    By cstuart in forum General Altera Discussion
    Replies: 2
    Last Post: April 20th, 2009, 10:57 PM

Tags for this Thread

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •