Results 1 to 6 of 6

Thread: Host Channel Support for 17.0

  1. #1
    Join Date
    Oct 2017
    Posts
    3
    Rep Power
    1

    Default Host Channel Support for 17.0

    Best I can gather, there should be support for host/FPGA channels as of 17.0 for cross communication. I cannot, however find any documentation on them, most importantly how to implement them from both sides. Is there support, and if so, where can I find documentation on how to implement it?

  2. #2
    Join Date
    Jan 2017
    Posts
    334
    Rep Power
    1

    Default Re: Host Channel Support for 17.0

    I opened a service request with Altera regarding the exact same thing a few weeks ago. What I was told is that support for host channels is only available in a specific BSP for Altera's reference Arria 10 board, and this BSP is not available to public yet.

  3. #3
    Join Date
    Oct 2017
    Posts
    3
    Rep Power
    1

    Default Re: Host Channel Support for 17.0

    Given no channel support, what is the prescribed method of shunting data across the PCI in such a manner as the host can detect (or be alerted) when the FPGA has passed (or wants to pass) information across without calling the kernel's return?

  4. #4
    Join Date
    Jan 2017
    Posts
    334
    Rep Power
    1

    Default Re: Host Channel Support for 17.0

    You can check OpenCL's clEnqueueMapBuffer() function and/or the concept of host pointers in OpenCL to see if they serve your purpose. I am not sure how much these are supported by Altera (Altera's documents detail what is supported and what is not) or how memory consistency would work in this case.

    P.S. The standard clEnqueueRead\WriteBuffer functions have their own return, and can also be configured as non-blocking where an OpenCL event can be used on the host to determine when they finish.

  5. #5
    Join Date
    Oct 2017
    Posts
    3
    Rep Power
    1

    Default Re: Host Channel Support for 17.0

    I was looking at those but it appeared to me the event were host side only (i.e. they only reported when I finished reading/writing as requested from the host) whereas I would like to know when something has happened on the FPGA; ideally either in the form of data being delivered over the PCI or a flag being set via some other method that alerts me to start a read operation.

    If I've misread, I'd be glad to be corrected/pointed at the appropriate documentation.

  6. #6
    Join Date
    Jan 2017
    Posts
    334
    Rep Power
    1

    Default Re: Host Channel Support for 17.0

    Take a look at the "Stream Data" section of this document. Even though this is not true streaming, it will allow you to overlap computation and communication to emulate a similar behavior. I am not sure if you can achieve true streaming without the host channels.

Similar Threads

  1. Replies: 6
    Last Post: August 1st, 2017, 06:38 PM
  2. Replies: 2
    Last Post: August 1st, 2017, 06:36 AM
  3. Using CIC Decimation Filter with Multi-channel Support
    By leeying.wu in forum DSP Builder and DSP IPs
    Replies: 7
    Last Post: September 29th, 2014, 11:33 AM
  4. Support for USB 2.0 host controller
    By pradeep in forum General Discussion Forum
    Replies: 0
    Last Post: May 14th, 2014, 01:11 PM
  5. NiOS II SGDMA driver channel support
    By crayner in forum General Software Forum
    Replies: 1
    Last Post: October 1st, 2010, 09:30 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •