Results 1 to 6 of 6

Thread: Cyclone V SOC F2S Arbitration

  1. #1
    Join Date
    Feb 2012
    Posts
    64
    Rep Power
    1

    Default Cyclone V SOC F2S Arbitration

    Hello,

    In my Cyclone V SOC device I have an F2S bridge implemented to facilitate memory sharing between the FPGA and HPS.
    The base address I'm using is 0x30000000.
    The FPGA writes images to a cyclic frame buffer (of 8 frames) that starts at the above address.
    Most of the time the HPS reads good images from the frame buffer but sometimes it reads an image that's completely dark ( all zero ).

    My question - how is the arbitration of the F2S bridge being taken care of ?
    What if the HPS tries to access a memory location that's currently being written by the FPGA ?

  2. #2
    Join Date
    Jul 2008
    Posts
    157
    Rep Power
    1

    Default Re: Cyclone V SOC F2S Arbitration

    Did you ever get anywhere with this. I am having a terrible time getting consistency with bridges and bigger sets of data. THANKS

  3. #3
    Join Date
    Feb 2012
    Posts
    64
    Rep Power
    1

    Default Re: Cyclone V SOC F2S Arbitration

    Quote Originally Posted by jpe1313 View Post
    Did you ever get anywhere with this. I am having a terrible time getting consistency with bridges and bigger sets of data. THANKS
    Yes - but it turned out to be a software bug.

    What problem are you facing ?

  4. #4
    Join Date
    Jul 2008
    Posts
    157
    Rep Power
    1

    Default Re: Cyclone V SOC F2S Arbitration

    Got an IP that writes the data to a big buffer (currently we are using a ramp to validate the data movement) and the data is not consistent.
    My device driver tells the IP we want data and the IP freezes the buffer and interrupts the driver. When I do the copy_to_user and check the data there are inconsistencies. I check the data in the device driver and it shows the same problem (ruled out the 'copy_to_user').

    Some evaluation boards it works fine others it doesn't.

    Really hard to think our custom board is going to be successful when we can't get consistencies with eval boards and the same code and device driver that is so simple.

  5. #5
    Join Date
    Feb 2012
    Posts
    64
    Rep Power
    1

    Default Re: Cyclone V SOC F2S Arbitration

    Sounds like issues with the U-BOOT's configuration of the F2S bridge...
    Most reference designs I've seen have the BSP configured to work with the F2H bridge (not the F2S).

    We invested a lot of effort to make it work with the F2S.

  6. #6
    Join Date
    Jul 2008
    Posts
    157
    Rep Power
    1

    Default Re: Cyclone V SOC F2S Arbitration

    So you are saying that in order to get this working reliably I need to work on the u-boot and that is what you invested the effort in to make your F2S work properly?

Similar Threads

  1. PCI Avalon-MM Multi-master arbitration
    By jeromebaron in forum IP Discussion
    Replies: 4
    Last Post: December 4th, 2013, 05:24 AM
  2. Can CPU win arbitration during DMA operation to the same data bus?
    By YChan5 in forum General Altera Discussion
    Replies: 1
    Last Post: May 17th, 2012, 08:03 AM
  3. Multi-master arbitration
    By nikisteenkamp in forum IP Discussion
    Replies: 4
    Last Post: September 7th, 2010, 10:45 AM
  4. FrameBuffer/ memory arbitration problem
    By Nadeem in forum General Altera Discussion
    Replies: 0
    Last Post: January 22nd, 2009, 02:21 AM
  5. avalon_dma and bus arbitration shares h/w bug
    By itntest in forum General Discussion Forum
    Replies: 0
    Last Post: October 21st, 2006, 05:25 PM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •