Results 1 to 3 of 3

Thread: One design to explain all timing constraints: Help needed.

  1. #1
    Join Date
    Jun 2011
    Posts
    174
    Rep Power
    1

    Default One design to explain all timing constraints: Help needed.

    I am trying to come up with some sort of representative (and a very simple) design to illustrate how and when ALL the timing constraints are used. I need some help. Upon completion of individual parts, I'll upload the design (I'll combine them to make it look like one big design) with annotations explaining why certain timing constraint is used.

    Can anyone upload a diagram that illustrates just one usage of a timing constraint? No equations, no specific details, just a very high level view. I've uploaded mine just to give an idea on what we should be working towards....

    I got this example from some other forum...
    Attached Files Attached Files

  2. #2
    Join Date
    Nov 2017
    Posts
    529
    Rep Power
    1

    Default Re: One design to explain all timing constraints: Help needed.

    Hi,

    Below link provided best explanation, which may help you.
    Complete STA:
    http://www.vlsi-expert.com/2011/02/t...t-and-why.html
    OVC :
    [URL]https://www.youtube.com/watch?v=AGF7bt5p6r4&index=1&list=PLUSK3BZWA60uEbKz WP6SST8MwkQ-0GOrs[URL]

    Best Regards,
    Anand Raj Shankar
    (This message was posted on behalf of Intel Corporation)

  3. #3
    Join Date
    Jun 2011
    Posts
    174
    Rep Power
    1

    Default Re: One design to explain all timing constraints: Help needed.

    Thank you.

Similar Threads

  1. About timing constraints of ‘in2out’ timing path
    By wuyu in forum Quartus II and EDA Tools Discussion
    Replies: 6
    Last Post: December 26th, 2013, 02:17 AM
  2. I/O Timing constraints
    By ubuyuksahin in forum Quartus II and EDA Tools Discussion
    Replies: 3
    Last Post: June 4th, 2013, 07:58 AM
  3. What is mean of setting timing constraints for my design in TimeQuest?
    By buddha1987 in forum Quartus II and EDA Tools Discussion
    Replies: 3
    Last Post: July 3rd, 2012, 08:23 AM
  4. DDR constraints help needed
    By alteraguy1 in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 0
    Last Post: December 13th, 2010, 04:49 PM
  5. Timing constraints about tpd
    By captainliuy in forum Quartus II and EDA Tools Discussion
    Replies: 0
    Last Post: November 9th, 2009, 04:35 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •