Results 1 to 2 of 2

Thread: Question about memory access pattern

  1. #1
    Join Date
    May 2017
    Location
    Arizona
    Posts
    33
    Rep Power
    1

    Question Question about memory access pattern

    Hi,

    I have one specific questions regarding the memory access optimization in FPGA.

    As we know, developers need to make sure to coalesce all memory accesses in their code. In GPU, that means all threads in a wrap to access sequential indexes of memory. I browsed the best practices of Intel FPGA with regard to this issue, but there is no specific detail on how memory access coalescing should be done? If we have single thread mode, does that mean we need to have memory indexes being sequental Temporally, as opposed to Spatially in GPU? What about ND-Range mode? in this mode we have both opportunities of optimizing memory access spatially and temporall. Can anyone elaborate on the memory manager module mechanism for handling memory accesses?

    Thanks

  2. #2
    Join Date
    Jan 2017
    Posts
    692
    Rep Power
    1

    Default Re: Question about memory access pattern

    GPUs have complex and efficient memory controllers and mostly rely on run-time access coalescing of consecutive accesses by threads in a warp. On FPGAs, there is little (or likely no) support for run-time coalescing and accesses must be coalesced at compile-time instead. This can be achieved by unrolling the memory access loop in single work-item kernels, or using SIMD in NDRange kernels. If you check the system viewer section in the area report, you will see that loop unrolling/SIMD will increase the size of the ports going from the kernel to memory.

Similar Threads

  1. NDRnage Kernels Global Memory Write Pattern
    By sbiookag in forum OpenCL
    Replies: 16
    Last Post: November 8th, 2017, 11:40 PM
  2. Transceiver Toolkit Pattern Generator/Checker Memory Map
    By m13engr2 in forum Quartus II and EDA Tools Discussion
    Replies: 7
    Last Post: October 12th, 2015, 05:13 PM
  3. Question about speed of access to external memory
    By nervecell_23 in forum General Altera Discussion
    Replies: 0
    Last Post: March 17th, 2015, 02:03 PM
  4. Pattern detection question
    By jshamlet in forum General Altera Discussion
    Replies: 3
    Last Post: October 3rd, 2012, 07:55 AM
  5. Replies: 5
    Last Post: February 24th, 2012, 06:45 AM

Tags for this Thread

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •