Results 1 to 1 of 1

Thread: Problem in interacing TI ADC eval module (ADC12DJ3200EVM) with Arria 10 SoC.

  1. #1
    Join Date
    Jun 2018
    Rep Power

    Default Problem in interacing TI ADC eval module (ADC12DJ3200EVM) with Arria 10 SoC.


    I am trying to interface the Texas Instruments ADC eval board to Arria 10 SoC using FMC+ to FMC interface. The interface uses JESD204B IP to receive the sampled data from ADC to the Transceiver PHY. I am using Altera 10 design example from TI to test the interfacing (); I follow the steps mentioned in the user guide (attached) to compile the design example, program the eval board, and analyze the data received using Signal Tap Logic Analyzer. I am providing a 250MHz sinusoidal signal at Channel A at the ADC. I am expected to see some data, but I see nothing. The only change I have made is assigning the device name to 10AS066NF340E2SG from 10AX115S2F45I1SGE2 and the corresponding pins in pin planner, which compiled with no error. I am wondering if you could help me in figuring out the problem. I find that the dev_sync_n signal is low; but I am not sure why. PFA.

    Attached Images Attached Images
    Attached Files Attached Files
    Last edited by gusFring; June 8th, 2018 at 06:27 AM.

Similar Threads

  1. Module Instantiation Problem
    By faraz240 in forum Verilog and System Verilog
    Replies: 2
    Last Post: June 28th, 2016, 12:53 PM
  2. Replies: 9
    Last Post: November 23rd, 2015, 08:09 PM
  3. hps module in Arria V and cyclone V
    By jokowi in forum SoC Device Discussion
    Replies: 3
    Last Post: November 23rd, 2015, 07:01 AM
  4. DE0-Nano Eval board installation problem
    By ritwik.ch06 in forum General Altera Discussion
    Replies: 0
    Last Post: March 14th, 2014, 10:59 AM
  5. Replies: 1
    Last Post: March 7th, 2013, 05:56 AM

Tags for this Thread


Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts