Results 1 to 2 of 2

Thread: Source Synchronous Interface Input and Output Delays

  1. #1
    Join Date
    Jun 2018
    Posts
    1
    Rep Power
    1

    Default Source Synchronous Interface Input and Output Delays

    Hi Everyone,

    This is my first post and I tried looking for a solution before asking it here. I am new to static timing and have been studying source synchronous interfaces and how to constrain them. In some examples here within Altera Resources itself, they use a virtual clock to set the output delays. In some examples, a generated clock which is defined at the output port of the design is used to set the output delays.

    So, is there no difference between using a virtual clock and a output clock for setting output delays?

    Of course The same question about the input delays on the input ports, whether we should use the virtual clock or the clock defined on one of the input ports. Does it matter? If not, why?

    Please let me know if my question is unclear.

  2. #2
    Join Date
    May 2013
    Posts
    853
    Rep Power
    1

    Default Re: Source Synchronous Interface Input and Output Delays

    For source synchronous input, a virtual clock drives the "upstream" device (the launch clock) and the clock generated by that device is the base clock into the FPGA (the latch clock or a PLL-generated clock from that incoming base clock).

    For source synchronous output, the launch clock is the clock you use to clock out the data, usually from a PLL. For the latch clock, you create a generated clock on an output of the FPGA. This is the only situation for an I/O interface where there is no virtual clock.

    See this online training for details:

    https://www.altera.com/support/train.../ocss1000.html

Similar Threads

  1. Timequest problem source synchronous output with phase shifted pll output clock
    By cooperman in forum Quartus II and EDA Tools Discussion
    Replies: 0
    Last Post: July 21st, 2015, 02:20 AM
  2. SignalProbe source to output delays missing in timing report
    By XIAOLEIC in forum Quartus II and EDA Tools Discussion
    Replies: 0
    Last Post: February 8th, 2014, 08:58 PM
  3. Source synchronous input clock and no output clock constraints
    By markylew in forum Quartus II and EDA Tools Discussion
    Replies: 6
    Last Post: December 26th, 2013, 03:27 AM
  4. DDR input Source synchronous center-aligned SDC
    By Grein in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 0
    Last Post: November 27th, 2013, 09:57 PM
  5. Source Synchronous Input Edge Aligned DDR
    By Darkwave in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 1
    Last Post: April 11th, 2011, 07:49 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •