Results 1 to 2 of 2

Thread: Problems trying to configure three FPGAS using the EPC16

  1. #1
    Join Date
    Jun 2018
    Posts
    1
    Rep Power
    1

    Default Problems trying to configure three FPGAS using the EPC16

    The aim of this thread is to request help from you guys because I have a problem trying to make a .pof file which is driving me crazy.

    I am working on a card which has three FPGA (each one running different configuration files), I produced the .sof files and I successfully tested programing the FPGA using a jtag cable.

    Now I would like to create a .pof file (for keeping the new FPGA personality in the non-volatile flash, in this case an EPC16), here is where my problem starts...

    Using the "convert programming files" tool I produced a .pof file from the three .sof files (one for each FPGA) but for a reason which I cannot understand the FPGAs are not programed (done line does not go high) when I power cycle the card.

    Do you have a clue, suggestion or hint which allows me to get rid of this problem and finally produce a working pof for the EPC16?

    Your help will be more than welcome!

    some extra data:
    The three FPGA should be programmed using the 1-bit passive serial mode
    I am using Quartuss II, Version 11.0

    attached you will find some screen captures that shows how I am using the "convert programming file" tool.
    Attached Images Attached Images

  2. #2
    Join Date
    Feb 2018
    Posts
    112
    Rep Power
    1

    Default Re: Problems trying to configure three FPGAS using the EPC16

    Hi,
    Using the "convert programming files" tool I produced a .pof file from the three .sof files (one for each FPGA) but for a reason which I cannot understand the FPGAs are not programed (done line does not go high) when I power cycle the card.
    For multi-device configuration chain, add the SOFs according to the order of the devices in the chain.
    Check the status of MSEL pin & other configuration signals.
    Check jumper settings on a card.
    Refer the following document for the “Conversion of SRAM Object File to Programmer Object File for Parallel Flash Devices”
    https://www.altera.com/content/dam/a...e/an/an478.pdf

    Best Regards
    Vikas Jathar
    (This message was posted on behalf of Intel Corporation)
    Last edited by jatharvk; June 21st, 2018 at 11:28 PM.

Similar Threads

  1. Using PFL megafunction to configure 7 stratix V FPGAs using two 2Gb CFI Flash
    By jusasas in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 0
    Last Post: December 13th, 2012, 01:22 AM
  2. Different ways to configure FPGAs
    By atrajesh in forum General Altera Discussion
    Replies: 1
    Last Post: September 25th, 2011, 11:01 PM
  3. EPC16 - Cyclone III Configuration
    By fpga_christian in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 3
    Last Post: January 13th, 2011, 06:24 AM
  4. Configure 2 Cyclone FPGAs using single JTAG
    By sneema in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 1
    Last Post: December 30th, 2010, 05:08 AM
  5. EPC16 does not configure EP2C35 at high temperature
    By vijitnair in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 14
    Last Post: February 21st, 2009, 07:38 PM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •