Results 1 to 5 of 5

Thread: MAX 10 LVDS serdes CDR

  1. #1
    Join Date
    May 2018
    Posts
    4
    Rep Power
    1

    Default MAX 10 LVDS serdes CDR

    Hello,


    This is Doosoo Ha, senior engineer of Opticis.

    I am designing a LVDS serdes system using two(2) of MAX 10 devices.

    I plan to build LVDS serdes system as transmitting data with only one LVDS signal line.

    The LVDS using in my system is "LVDS with embedded clock". In other words, a separate clock signal for LVDS deserialization is not transmitted. I set LVDS serialize as factor is ‘10’ and the data rate as ‘100Mbps’.

    I confirmed LVDS output is normal when inputting K28.5 data to LVDS serialize block.

    After that, I designed deserialize block to LVDS deserialize block but problem has occurred during its verification.

    What it saying as a problem is that the clock was asynchronized during deserialization because it was designed with "without clock signal".
    I would like to know if there is any way clock not being asynchronized when I use LVDS with embedded clock without transmitting a separate clock signal for LVDS deserialization.

    Please assist me how I can solve this problem.

  2. #2
    Join Date
    Dec 2007
    Location
    Bochum Germany
    Posts
    6,363
    Rep Power
    1

    Default Re: MAX 10 LVDS serdes CDR

    As far as I know, there's no ready-made software CDR IP available for MAX10 and similar devices. It's however possible to perform receiver clock synchronization utilizing the PLL dynamic phase shift feature.

  3. #3
    Join Date
    May 2018
    Posts
    4
    Rep Power
    1

    Default Re: MAX 10 LVDS serdes CDR

    Thankyou.
    I will test it using the PLL dynamic shift feature.

  4. #4
    Join Date
    May 2018
    Posts
    4
    Rep Power
    1

    Default Re: MAX 10 LVDS serdes CDR

    hi
    I tried PLL Dynamic shift feature on there but PLL Dynamic shift feature didn't work.
    Can you provide me any example of PLL Dynamic shift code?

  5. #5
    Join Date
    Dec 2007
    Location
    Bochum Germany
    Posts
    6,363
    Rep Power
    1

    Default Re: MAX 10 LVDS serdes CDR

    I can't disclose the design, only give a brief idea how it works. The data edges are compared with a shifted clock (180 degree in SDR design), depending on the comparison the PLL output phase is either shifted up or down.

Similar Threads

  1. Altera LVDS SERDES TX timing
    By terjegu in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 0
    Last Post: June 1st, 2017, 03:59 AM
  2. LVDS SERDES doesn't work
    By softwind555 in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 12
    Last Post: March 21st, 2017, 12:00 PM
  3. Altera LVDS serdes IP
    By naceradsky in forum IP Discussion
    Replies: 1
    Last Post: November 11th, 2015, 07:10 AM
  4. Arria V - LVDS Serdes
    By sasushi100 in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 5
    Last Post: October 8th, 2015, 09:57 PM
  5. Lvds serdes
    By winfrees in forum FPGA, Hardcopy, and CPLD Discussion
    Replies: 0
    Last Post: June 2nd, 2012, 06:48 AM

Bookmarks

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •