Results 1 to 1 of 1

Thread: How can I design RTL top component including sub HLS components?

  1. #1
    Join Date
    May 2018
    Rep Power

    Thumbs up How can I design RTL top component including sub HLS components?


    I have created one component IP using intel HLS and I would like to create a top component code that five components is instanced.
    And each instance is timing parallel. Can I put component to top component?
    I read resource sharing method in HLS loop optimization technique document.
    There is one example about implementation of this technique.

    'Using loops to share hardware resources'

    void foo(int x) {}

    component int bar(){

    int arr[3] = {7,12,17};
    for (int i = 0; i < 3; i++) {

    Are components instead of normal function possible to be inlined inside the component?
    Last edited by Kevin Ryu; July 12th, 2018 at 01:24 AM.

Similar Threads

  1. Replies: 0
    Last Post: March 25th, 2014, 02:54 PM
  2. Including .QIP in SOPC Custom Component revisited - not working with QSYS
    By dcattley in forum Quartus II and EDA Tools Discussion
    Replies: 0
    Last Post: November 24th, 2011, 09:48 AM
  3. including various design files
    By mariac in forum General Altera Discussion
    Replies: 3
    Last Post: November 29th, 2009, 01:30 PM
  4. Dev Kit with Quartus II design software including one year license?
    By digitalone in forum Development Kit Related
    Replies: 1
    Last Post: November 1st, 2008, 07:20 AM
  5. Managing Design Components
    By gmm50 in forum General Discussion Forum
    Replies: 2
    Last Post: February 15th, 2005, 06:06 AM


Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts