TimeQuest Issue with wrong launch clock & wrong latch edge
By: alexleeper on Feb. 22, 2021, 7:11 a.m.
In my VHDL code, I use rising_edge for shift registers to latch data.
But TimeQuest report timing of these shift registers using falling edge of clock.
pls see the detailed VHDL code below: